

Timing Pulses


- Important element of laboratory electronics
- Pulses can control logical sequences with precise timing.
 - If your detector “sees” a charged particle or a photon, you might want to signal a clock to store the time at which it occurred.
 - You could use the event to generate a standard pulse so that your clock always responds in the same way.
- Alternatively, you might need to reset your electronics after the event
 - Clearly you want the reset pulse to arrive as soon as possible after the data has been processed
 - This requires a precision time *delay generator*

Timing Pulses

- A simple type of delay generator...
 1. A **D-type flip-flop** receives a clock edge and goes from low to high at the output
 2. The output charges up an **RC circuit** after going high.
 3. The charged capacitor also serves as the **clear input** to the D flip-flop.
 4. **So, that after a fixed time (roughly RC) the flip-flop resets back to its initial state.**
 5. The net result is a single pulse that has a duration (or *pulse width*) determined by the combination of the resistor & capacitor

- This is called a *monostable multivibrator* or *one-shot*.

One-shot: D-type flip-flop




FUNCTION TABLE

| INPUTS | | | | OUTPUTS | |
|-------------------------|-------------------------|-----|---|----------------|-------------------------|
| $\overline{\text{PRE}}$ | $\overline{\text{CLR}}$ | CLK | D | Q | $\overline{\text{Q}}$ |
| L | H | X | X | H | L |
| H | L | X | X | L | H |
| L | L | X | X | H [†] | H [†] |
| H | H | ↑ | H | H | L |
| H | H | ↑ | L | L | H |
| H | H | L | X | Q ₀ | $\overline{\text{Q}}_0$ |

[Texas Instruments 74LS74 flip-flop datasheet]

One-shot: D-type flip-flop



FUNCTION TABLE

| INPUTS | | | | OUTPUTS | |
|-------------------------|-------------------------|-----|---|----------------|-------------------------|
| $\overline{\text{PRE}}$ | $\overline{\text{CLR}}$ | CLK | D | Q | $\overline{\text{Q}}$ |
| L | H | X | X | H | L |
| H | L | X | X | L | H |
| L | L | X | X | H [†] | H [†] |
| H | H | ↑ | H | H | L |
| H | H | ↑ | L | L | H |
| H | H | L | X | Q ₀ | $\overline{\text{Q}}_0$ |


[Texas Instruments 74LS74 flip-flop datasheet]

One-shot: 74LS123

Characteristics:

- 2 clock inputs triggered by either a **rising edge** or a **falling edge**.
- 2 outputs (Q & \overline{Q}).
- A **reset or clear input**, instantly sets the output to a standard condition regardless of the current state or clock level.
- Can be confused a little by pulses in quick succession.

| INPUTS | | | OUTPUTS | |
|--------|---|---|---------|----------------|
| CLEAR | A | B | Q | \overline{Q} |
| L | X | X | L | H |
| X | H | X | L | H |
| X | X | L | L | H |
| H | L | ↑ | ⌋ | ⌌ |
| H | ↓ | H | ⌋ | ⌌ |
| ↑ | L | H | ⌋ | ⌌ |



One-shot: 74LS123


Characteristics:

- 2 clock inputs triggered by either a **rising edge** or a **falling edge**.
- 2 outputs (Q & \overline{Q}).
- A **reset or clear input**, instantly sets the output to a standard condition regardless of the current state or clock level.
- Can be confused a little by pulses in quick succession.


| INPUTS | | | OUTPUTS | |
|--------|---|---|---------|----------------|
| CLEAR | A | B | Q | \overline{Q} |
| L | X | X | L | H |
| X | H | X | L | H |
| X | X | L | L | H |
| H | L | ↑ | ⌋ | ⌋ |
| H | ↓ | H | ⌋ | ⌋ |
| ↑ | L | H | ⌋ | ⌋ |

armed


output pulse



74LS123 usage



| INPUTS | | | OUTPUTS | |
|--------|---|---|---------|-----------|
| CLEAR | A | B | Q | \bar{Q} |
| L | X | X | L | H |
| X | H | X | L | H |
| X | X | L | L | H |
| H | L | ↑ | ⌊ | ⌋ |
| H | ↓ | H | ⌊ | ⌋ |
| ↑ | L | H | ⌊ | ⌋ |



Pulse Delay Generator

- A **single one-shot** will produce a **variable delay** pulse.
- **2 one-shots** can be combined to produce a pulse of **variable duration/width** produced at **variable delay** after a trigger.
 - Pulse Delay Generator ... very useful in a research lab.


Pulse Delay Generator

- A **single one-shot** will produce a **variable duration/width** pulse.
- **2 one-shots** can be combined to produce a pulse of **variable duration/width** produced at **variable delay** after a trigger.
 - Pulse Delay Generator ... very useful in a research lab.




[image from www.thinksrs.com]

Setting the Pulse Width



$$t_W = K R_{ext} C_{ext}$$

with




The Problem with One-Shots


1. One-shots are very useful in a research laboratory as pulse delay generator.
2. **One-shots should be avoided in regular circuitry, because**
 - They are useful in **asynchronous circuits** for avoiding glitches and signal races ...
 - It's very easy to put them all over your asynchronous circuit with all the pulse timing set just right. It is very hard to figure out how the circuit works just by looking at it (or even a circuit diagram).
 - The **pulse width depends on temperature** (R, C, and chip).
 - The **pulse width depends on supply voltage**.

Pulse Width vs. Temperature

VARIATION IN OUTPUT PULSE DURATION
VS
FREE-AIR TEMPERATURE




Pulse Width vs. Supply Voltage



Counters ... 1 2 3

1. Frequency dividers.
2. Ripple counter.
3. Synchronous counter.

JK-type flip-flop






Logic table
for clock falling edge

| J | K | Q_{n+1} |
|---|---|------------------|
| 0 | 0 | Q_n |
| 1 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 1 | $\overline{Q_n}$ |


JK-type flip-flops are used in counters.

T-type flip-flop



JK Logic table

| J | K | Q_{n+1} |
|---|---|-------------|
| 0 | 0 | Q_n |
| 1 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 1 | \bar{Q}_n |



T Logic table
(clock falling edge)

| T | Q_{n+1} |
|---|-------------|
| 0 | Q_n |
| 1 | \bar{Q}_n |

T-type flip-flops are used in counters.

Counters in Verilog

Counters in Verilog are easy → just use `always` (synchronous).

→ and a self-referential “add 1” assignment.

```
1  module counter_v3(input1,output1);           // module for an 8-bit synchronous counter
2      input input1;                           // 1-bit input
3      output reg [7:0] output1;              // 8-bit output register
4
5      always@ (posedge input1)                // synchronous loop, clocked on input1 rising edge
6      begin
7
8          output1 <= output1 + 1;            // self-referential add+1 assignment.
9      //  output1 = output1 + 8'b00000001;    could have used this instruction line instead.
10
11      end
12
13  endmodule
14
```

Initializing a register

```
1  module counter_v3(input1,output1);      // module for an 8-bit synchronous counter
2      input input1;                       // 1-bit input
3      output reg [7:0] output1;          // 8-bit output register
4
5      initial                              // this block initializes the output register
6      begin                                // to zero.
7          output1 = 8'b00000000;
8      end
9
10     always@ (posedge input1)             // synchronous loop, clocked on input1 rising edge
11     begin
12
13         output1 <= output1 + 1;          // self-referential add+1 assignment.
14     //  output1 = output1 + 8'b00000001;  could have used this instruction line instead.
15
16     end
17
18 endmodule
19 |
```

Initializing a register

```
1 module counter_v3(input1,output1); // module for an 8-bit synchronous counter
2   input input1; // 1-bit input
3   output reg [7:0] output1; // 8-bit output register
4
5   initial // this block initializes the output register
6   begin // to zero.
7     output1 = 8'b00000000;
8   end
9
10  always@ (posedge input1) // synchronous loop, clocked on input1 rising edge
11  begin
12
13    output1 <= output1 + 1; // self-referential add+1 assignment.
14    // output1 = output1 + 8'b00000001; could have used this instruction line instead.
15
16  end
17
18 endmodule
19 |
```

This section initializes the register to zero.
(Code should not rely on this too much!)

“if” statement

```
1 module counter_v3(input1,output1, output2);    // module for an 8-bit synchronous counter
2     input input1;                               // 1-bit input
3     output reg [7:0] output1;                   // 8-bit output register
4     output reg [2:0] output2;                   // 3-bit output register
5
6     initial                                     // this block initializes the output registers
7     begin                                       // to zero.
8         output1 = 8'b00000000;
9         output2 = 3'b000;
10    end
11
12    always@ (posedge input1)                    // synchronous loop, clocked on input1 rising edge
13    begin
14
15        output1 <= output1 + 1;                // self-referential add+1 assignment.
16        // output1 = output1 + 8'b00000001;    could have used this instruction line instead.
17
18        if (output1 <= 8'b111100111)
19        begin
20            output2 = 3'b000;    // output2 stays at zero for output1 <= 231.
21        end
22    else
23    begin
24        output2 = output2 + 1;    // output2 starts counting for output1 > 231.
25    end
26
27    end
28
29 endmodule
```

Variable Registers

```
1  module counter_v3(input1,output1, output2);    // module for an 8-bit synchronous counter
2      input input1;                               // 1-bit input
3      output reg [7:0] output1;                   // 8-bit output register
4      output reg [2:0] output2;                   // 3-bit output register
5      reg [1:0] temp;                             // "temp" variable 2-bit register.
6
7      initial                                     // this block initializes the output registers
8      begin                                       // to zero.
9          output1 = 8'b00000000;
10         output2 = 3'b000;
11         temp = 2'b00;
12     end
13
14     always@ (posedge input1)                    // synchronous loop, clocked on input1 rising edge
15     begin
16
17         output1 <= output1 + 1;                 // self-referential add+1 assignment.
18
19         temp <= temp + 1;                       // temp is used as counter.
20
21         if (output1 <= 8'b111100111)
22         begin
23             output2 = 3'b000 + temp;           // output2 counts continuously to 2 for output1 <= 231.
24         end
25     else
26     begin
27         output2 = output2 + 1 ; // output2 starts counting for output1 > 231.
28     end
29
30     end
31
32 endmodule
```

Recommendation: check the Technology Map Viewer after compiling.

The “function” command (I)

```
1 // Module translates 2-bit inputs to an 8-bit output code
2 module Input_to_Output_converter(input_register1, input_register2, input_register3,
3     output_register1, output_register2, output_register3);
4     input [1:0] input_register1;
5     input [1:0] input_register2;
6     input [1:0] input_register3;
7     output reg [7:0] output_register1;
8     output reg [7:0] output_register2;
9     output reg [7:0] output_register3;
10
11     always
12     begin
13
14         // 1st output
15         output_register1 = output_8bit(input_register1);
16
17         // 2nd output
18         output_register2 = output_8bit(input_register2);
19
20         // 3rd output
21         output_register3 = output_8bit(input_register3);
22
23     end
24
```

The “function” command (II)

```
24 |
25 // This function defines the output codes given a 2-bit input
26 function [7:0] output_8bit;
27     input [1:0] input_number_2bit;
28 begin
29     output_8bit = 7'b1111111;
30
31     if (input_number_2bit == 4'b00)
32         output_8bit = 7'b1111111;
33
34     if (input_number_2bit == 4'b01)
35         output_8bit = 7'b1001011;
36
37     if (input_number_2bit == 4'b10)
38         output_8bit = 7'b1000000;
39
40     if (input_number_2bit == 4'b11)
41         output_8bit = 7'b0000000;
42
43
44     end
45
46 endfunction
47
48 endmodule
49
50
```