


# DSP Project Purchases

- Budget = \$200.00 USD per team.
- All purchases will go through the instructor to Sylvia Stout.
- You must provide an internet shopping cart printout with all the part numbers. An electronic version is useful and will help speed up the purchase.
- If you buy a part at a local store, then you must keep the receipt and submit it to the instructor at the end of the course.
- You are encouraged to use the parts in the lab to perfect your design, however your final device should include only new non-lab parts (except wire).

# State Machine

**Definition:** A machine that makes predictable transitions through a sequence of states, based on external inputs and the current state of the machine.




# State Machines in Verilog

```
1 // Verilog state machine implementation of the divide-by-3 counter
2 module StateMachine_v1(clk, reset, out);
3     input clk, reset; // clock and reset declarations
4     output reg out; // output register declaration
5
6     reg [1:0] state; // this register holds the state of the machine
7
8     always @ (state) // This always block indicates how the output
9     begin // should relate to the machine state
10
11     case (state)
12         2'b00: out = 1'b0;
13         2'b01: out = 1'b1;
14         2'b10: out = 1'b0;
15         // 2'b11: out = 1'b0; // only required for completeness (not necessary)
16         // default: out = 1'b0; // default statement guarantees completeness (not necessary)
17     endcase
18 end
19
20 always @ (posedge clk or posedge reset) // This always block constructs the
21 begin // sequence table
22     if (reset==1) state = 2'b00;
23     else
24     case (state)
25         2'b00: state = 2'b01;
26         2'b01: state = 2'b10;
27         2'b10: state = 2'b00;
28         // 2'b11: state = 2'b00; // only required for completeness (not necessary)
29         // default: state = 2'b00; // default statement guarantees completeness (not necessary)
30     endcase
31 end
32 endmodule
```


# State Machines in Quartus II

Tools > Netlist Viewers > State Machine Viewer



**Note:** The Quartus II compiler will only find the State Machine if you follow the Verilog example code fairly closely.

# Shift Register Circuit



# Shift Register in Verilog

```
1 module ShiftRegister(serial_input, clock, reset, output_register, serial_output);
2     input serial_input;           // serial input line of the shift register
3     input clock;                 // clock input line of the shift register
4     input reset;                // reset line for resetting the shift register to ZERO
5     output reg [7:0] output_register; // Register for the shift register
6     output serial_output;       // serial output line (equivalent to output_register[7])
7     initial
8     begin
9         output_register = 8'b00000000; // Start with an empty shift register
10    end
11
12    // connect the serial output line to the bit 8 of the shift register
13    assign serial_output = output_register[7];
14
15    always @ (posedge clock or posedge reset)
16    begin
17        if (reset == 1)
18        begin
19            output_register <= 8'b00000000; // reset the shift register to ZERO
20        end
21        else
22        begin
23
24            // shifts all the shift register bits to the next bit
25            output_register <= output_register << 1;
26
27            // loads the serial input into the first shift register bit
28            output_register[0] <= serial_input;
29        end
30    end
31
32 endmodule
```

# Shift Register in Verilog

```
1 module ShiftRegister(serial_input, clock, reset, output_register, serial_output);
2     input serial_input;           // serial input line of the shift register
3     input clock;                 // clock input line of the shift register
4     input reset;                 // reset line for resetting the shift register to ZERO
5     output reg [7:0] output_register; // Register for the shift register
6     output serial_output;       // serial output line (equivalent to output_register[7])
7     initial
8     begin
9         output_register = 8'b00000000; // Start with an empty shift register
10    end
11
12    // connect the serial output line to the bit 8 of the shift register
13    assign serial_output = output_register[7];
14
15    always @ (posedge clock or posedge reset)
16    begin
17        if (reset == 1)
18        begin
19            output_register <= 8'b00000000; // reset the shift register to ZERO
20        end
21    else
22    begin
23
24        // shifts all the shift register bits to the next bit
25        output_register <= output_register << 1;
26
27        // loads the serial input into the first shift register bit
28        output_register[0] <= serial_input;
29    end
30    end
31
32 endmodule
```

use the left bit shift operator <<

# Microprocessors

Microprocessors are a generalization of a state machines which fit on a single IC. They have the following components:

➤ **Instruction set:** These are the basic instructions that the CPU can perform (add, multiply, store memory, retrieve memory, etc ...)

➤ **Memory:** this is generally a 2-d array of shift registers (FIFO) where a program (i.e. a series of instructions) and the bits that it manipulates are stored. Exact memory architecture varies.

→ Memory for program

→ Memory for bits

→ Attached peripherals (input/output) are treated as memory locations.



[image from jkslade.net]

Microprocessors perform 1 instruction at a time. A single instruction can take multiple clock cycles. All operations are performed in a sequential manner.

# Microprocessor (vs. FPGAs)

## Advantages:

- Conceptually simple sequential operation.
- Easy to program (i.e. C, Basic, Java, Fortran ...).
- Enormous number of function libraries to use.
- It's a computer minus screen, keyboard, and mouse.



[image from jkslade.net]

## Disadvantages:

- Slow (multiple clock cycles per instruction).
- Non-parallel ... only sequential.
- Operating systems can be unreliable.
- Non-deterministic timing operation (interrupts ...).



# Nios II microprocessor

You can program a microprocessor(s) onto an FPGA.

The Altera soft-processor is called Nios II and is programmed onto the FPGA using the SOPC builder (SOPC = System On a Programmable Chip).

I found that Nios II was not well supported by the Quartus II Web Edition (v7.1)

→ Use the Quartus II full subscription version  
(Electronics lab, Morton 240, Swem 134)

The SOPC builder can be found in Quartus II at

Tools > SOPC Builder ...

Altera SOPC Builder - unnamed.sopc (H:\SOPC\_NiosII\_bis\unnamed.sopc)

File Edit Module System View Tools Help

System Contents System Generation

Altera SOPC Builder

- Create new component...
- Nios II Processor
- Bridges and Adapters
- Interface Protocols
- Legacy Components
- Memories and Memory Controllers
- Peripherals
- PLL

Target: Device Family: Cyclone II

Clock Settings

Name	Source	MHz	Pipeline
clk	External	50.0	<input type="checkbox"/>

Use ...

Module Name	Description	Clock	Base	End
<div data-bbox="514 430 976 803" data-label="Complex-Block"> <p>Create New System</p> <p>System Name: nios_system</p> <p>Target HDL: <input checked="" type="radio"/> Verilog <input type="radio"/> VHDL</p> <p>OK Cancel</p> </div>				

Remove Edit... Move Up Move Down Address Map... Filter...

Info: Your system is ready to generate.

Exit Help Prev Next Generate

Messages

System Processing Extra Info Info Warning Critical Warning Error Suppressed Flag

Message: Location: Locate

S II  
Version 7.1

Download New Software Release

Documentation

For Help, press F1

Start SOPC wikipedia ... Physics 351: Ele... Physics351\_Fall... Week7 Microsoft Power... Week7\_overhea... Quartus II - H:/... Altera SOPC B... untitled - Paint 1:26 PM

- Altera SOPC Builder
  - Create new component...
  - Nios II Processor
  - Bridges and Adapters
  - Interface Protocols
  - Legacy Components
  - Memories and Memory Controllers
  - Peripherals
  - PLL

Target  
Device Family: Cyclone II

Clock Settings

Name	Source	MHz	Pipeline
clk	External	50.0	<input type="checkbox"/>

Add Remove

Use	Module Name	Description	Clock	Base	End

Add... Remove Edit... Move Up Move Down Address Map... Filter...

Info: Your system is ready to generate.

Exit Help Prev Next Generate

- Altera SOPC Builder
  - Create new compone
  - Nios II Processor
    - Bridges and Adapters
    - Interface Protocols
    - Legacy Components
    - Memories and Memory Co
    - Peripherals
    - PLL

### Nios II Processor - cpu



## Nios II Processor

Version 7.1

Documentation

1 Parameter Settings

Core Nios II > Caches and Memory Interfaces > Advanced Features > JTAG Debug Module > Custom Instructions

#### Core Nios II

Select a Nios II core:

	<input type="radio"/> Nios II/e	<input type="radio"/> Nios II/s	<input checked="" type="radio"/> Nios II/f
<b>Nios II</b>	RISC 32-bit	RISC 32-bit <b>Instruction Cache</b> <b>Branch Prediction</b> <b>Hardware Multiply</b> <b>Hardware Divide</b>	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide <b>Barrel Shifter</b> <b>Data Cache</b> <b>Dynamic Branch Prediction</b>
Selector Guide			
Family: Cyclone II			
f <sub>system</sub> : 50.0 MHz			
cpuuid: 0			
Performance at 50.0 MHz	Up to 5 DMIPS	Up to 25 DMIPS	Up to 51 DMIPS
Logic Usage	600-700 LEs	1200-1400 LEs	1400-1800 LEs
Memory Usage	Two M4Ks (or equiv.)	Two M4Ks + cache	Three M4Ks + cache

Hardware Multiply: Embedded Multipliers  Hardware Divide

Reset Vector: Memory:  Offset: 0x0

Exception Vector: Memory:  Offset: 0x20

Warning: Reset vector and Exception vector cannot be set until memory devices are connected to the Nios II processor

Cancel < Back Next > Finish

Exit Help < Prev Next > Generate

System Contents System Generation

- Altera SOPC Builder
  - Create new component...
  - Nios II Processor
  - Bridges and Adapters
  - Interface Protocols
  - Legacy Components
  - Memories and Memory Controllers
  - Peripherals
  - PLL

Target

Device Family: Cyclone II

Clock Settings

Name	Source	MHz	Pipeline
clk	External	50.0	<input type="checkbox"/>

Add Remove

Use	Con...	Module Name	Description	Clock	Base	End	I...
<input checked="" type="checkbox"/>		cpu	Nios II Processor	clk			
		instruction_master	Avalon Master			IRQ 0	IRQ 31 ← x
		data_master	Avalon Master				
		jtag_debug_module	Avalon Slave		0x00000800	0x00000fff	

Add... Remove Edit... Move Up Move Down Address Map... Filter...

Warning: cpu: Reset vector and Exception vector cannot be set until memory devices are connected to the Nios II processor

To Do: cpu: No reset vector has been specified for this CPU. Please parameterize the CPU to resolve this issue

To Do: cpu: No exception vector has been specified for this CPU. Please parameterize the CPU to resolve this issue

Exit Help Prev Next Generate

Altera SOPC Builder - nios\_system.so

File Edit Module System View Tools Nio

System Contents System Generation

- Altera SOPC Builder
  - Create new component...
  - Nios II Processor
  - Bridges and Adapters
  - Interface Protocols
  - Legacy Components
  - Memories and Memory Controllers
    - DMA
    - Flash
    - On-Chip
      - On-Chip FIFO Memory
      - On-Chip Memory (RAM or ROM)
    - SDRAM
    - SRAM
  - Peripherals
  - PLL

Add...

## On-Chip Memory (RAM or ROM) - onchip\_mem

MegaCore®

# On-Chip Memory (RAM or ROM)

Version 7.1

Documentation

1 Parameter Settings

**Memory type**

RAM (Writable)
  ROM (Read-only)

Dual-port access

Block type:

Initialize memory content

Memory will be initialized from onchip\_mem.hex

**Size**

Data width:

Total memory size:

Minimize memory block usage (may impact fmax)

**Read latency**

Slave s1:  Slave s2:

**Non-default memory initialization**

Enable non-default initialization file

User-created initialization file:  .hex

Cancel Finish

Pipeline

Add Remove

End	I...
IRQ 0	IRQ 31 ← x
000800	0x0000fff
002000	0x00002fff

Map... Filter...

To Do: cpu: No reset vector has been specified

To Do: cpu: No exception vector has been specified

System Contents System Generation

- Altera SOPC Builder
  - Create new component...
  - Nios II Processor
  - Bridges and Adapters
  - Interface Protocols
  - Legacy Components
  - Memories and Memory Controllers
    - DMA
    - Flash
    - On-Chip
      - On-Chip FIFO Memory
      - On-Chip Memory (RAM)
    - SDRAM
    - SRAM
  - Peripherals
  - PLL

Target

Device Family: Cyclone II

Clock Settings

Name	Source	MHz	Pipeline
clk	External	50.0	<input type="checkbox"/>

Add Remove

Use	Con...	Module Name	Description	Clock	Base	End	I...
<input checked="" type="checkbox"/>		<b>cpu</b>	Nios II Processor	clk			
		instruction_master	Avalon Master				
		data_master	Avalon Master				
		jtag_debug_module	Avalon Slave				
<input checked="" type="checkbox"/>		<b>onchip_mem</b>	On-Chip Memory (RAM or ROM)				
		s1	Avalon Slave		0x00002000	0x00002fff	

Remove Edit... Move Up Move Down Address Map... Filter...

To Do: cpu: No reset vector has been specified for this CPU. Please parameterize the CPU to resolve this issue

To Do: cpu: No exception vector has been specified for this CPU. Please parameterize the CPU to resolve this issue

Exit Help Prev Next Generate

- Altera SOPC Builder
  - Create new component...
  - Nios II Processor
  - Bridges and Adapters
  - Interface Protocols
  - Legacy Components
  - Memories and Memory Controllers
  - Peripherals
    - Debug and Performance
    - Display
    - Microcontroller Peripherals
      - Interval Timer
      - PIO (Parallel I/O)**
    - Multiprocessor Coordination
  - PLL

Target Device

Use

- 
- 
- 

### PIO (Parallel I/O) - pio

MegaCore Version 7.1

Documentation

1 Parameter Settings

Basic Settings > Input Options > Simulation

**Width**

Width (1-32 bits):

**Direction**

- Bidirectional (tristate) ports
- Input ports only
- Both input and output ports
- Output ports only

Warning: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO input

Cancel < Back Next > Finish

Pipeline

Add Remove

End	I...
IRQ 0	IRQ 31 ← x
0000800	0x00000fff
0002000	0x00002fff
0000000	0x0000000f

Map... Filter...

Warning: pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO input

To Do: cpu: No reset vector has been specified

To Do: cpu: No exception vector has been specified

System Contents System Generation

- Altera SOPC Builder
  - Create new component...
  - Nios II Processor
  - Bridges and Adapters
  - Interface Protocols
  - Legacy Components
  - Memories and Memory Controllers
  - Peripherals
    - Debug and Performance
    - Display
    - Microcontroller Peripherals
      - Interval Timer
      - PIO (Parallel I/O)
    - Multiprocessor Coordination
  - PLL

Target  
Device Family: Cyclone II

Clock Settings

Name	Source	MHz	Pipeline
clk	External	50.0	<input type="checkbox"/>

Add Remove

Use	Con...	Module Name	Description	Clock	Base	End	I...
<input checked="" type="checkbox"/>		<b>cpu</b>	Nios II Processor	clk			
		instruction_master	Avalon Master				
		data_master	Avalon Master				
		jtag_debug_module	Avalon Slave				
<input checked="" type="checkbox"/>		<b>onchip_mem</b>	On-Chip Memory (RAM or ROM)	clk	0x00002000	0x00002fff	
		s1	Avalon Slave				
<input checked="" type="checkbox"/>		<b>pio</b>	PIO (Parallel I/O)	clk	0x00000000	0x000000ff	
		s1	Avalon Slave				

Add... Remove Edit... Move Up Move Down Address Map... Filter...

- Warning: pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
- To Do: cpu: No reset vector has been specified for this CPU. Please parameterize the CPU to resolve this issue
- To Do: cpu: No exception vector has been specified for this CPU. Please parameterize the CPU to resolve this issue

Exit Help Prev Next Generate

Altera SOPC Builder

- Create new component...
- Nios II Processor
- Bridges and Adapters
- Interface Protocols
- Legacy Components
- Memories and Memory Controllers
- Peripherals
  - Debug and Performance
  - Display
  - Microcontroller Peripherals
    - Interval Timer
    - PIO (Parallel I/O)
  - Multiprocessor Coordination
- PLL

Add...

Target Device

Use

- 
- 
- 
- 

### PIO (Parallel I/O) - pio\_1

MegaCore Version 7.1 [Documentation](#)

1 Parameter Settings

Basic Settings > Input Options > Simulation

**Width**

Width (1-32 bits):

**Direction**

- Bidirectional (tristate) ports
- Input ports only
- Both input and output ports
- Output ports only

Cancel < Back Next > Finish

Pipeline

Add Remove

	End	I...
IRQ 0	IRQ 31 ← x	
0000800	0x00000fff	
0002000	0x00002fff	
0000000	0x0000000f	
0000010	0x0000001f	

Map... Filter...

Warning: pio: PIO inputs are not hardwired in testbench

To Do: cpu: No reset vector has been specified for CPU

To Do: cpu: No exception vector has been specified for CPU

System Contents System Generation

- Altera SOPC Builder
  - Create new component...
  - Nios II Processor
  - Bridges and Adapters
  - Interface Protocols
  - Legacy Components
  - Memories and Memory Controllers
  - Peripherals
    - Debug and Performance
    - Display
    - Microcontroller Peripherals
      - Interval Timer
      - PIO (Parallel I/O)
    - Multiprocessor Coordination
  - PLL

Target

Device Family: Cyclone II

Clock Settings

Name	Source	MHz	Pipeline
clk	External	50.0	<input type="checkbox"/>

Add Remove

Use	Con...	Module Name	Description	Clock	Base	End	I...
<input checked="" type="checkbox"/>		<b>cpu</b>	Nios II Processor	clk			
		instruction_master	Avalon Master	clk			
		data_master	Avalon Master	clk			
		jtag_debug_module	Avalon Slave	clk			
					IRQ 0	IRQ 31	←x
<input checked="" type="checkbox"/>		<b>onchip_mem</b>	On-Chip Memory (RAM or ROM)	clk	0x00000800	0x00000fff	
		s1	Avalon Slave	clk	0x00002000	0x00002fff	
<input checked="" type="checkbox"/>		<b>pio</b>	PIO (Parallel I/O)	clk	0x00000000	0x0000000f	
		s1	Avalon Slave	clk	0x00000000	0x0000000f	
<input checked="" type="checkbox"/>		<b>pio_1</b>	PIO (Parallel I/O)	clk	0x00000010	0x0000001f	
		s1	Avalon Slave	clk	0x00000010	0x0000001f	

Add... Remove Edit... Move Up Move Down Address Map... Filter...

Warning: pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.

To Do: cpu: No reset vector has been specified for this CPU. Please parameterize the CPU to resolve this issue

To Do: cpu: No exception vector has been specified for this CPU. Please parameterize the CPU to resolve this issue

Exit Help Prev Next Generate

- Altera SOPC Builder
  - Create new component...
  - Nios II Processor
- Bridges and Adapters
- Interface Protocols
  - Ethernet
  - High Speed
  - PCI
  - Serial
    - JTAG UART**
    - SPI (3 Wire Serial)
    - UART (RS-232 Serial Port)
- Legacy Components
- Memories and Memory Controllers
- Peripherals
- PLL

Add...

Target: [ ] Clock Settings: [ ]

Device: [ ] Pipeline: [ ] Add Remove

Use: [ ] [ ] [ ] [ ] [ ]

**JTAG UART - jtag\_uart** [X] Documentation

MegaCore **JTAG UART** Version 7.1

1 Parameter Settings Configuration Simulation

Write FIFO (Data from Avalon to JTAG)

Buffer depth (bytes): 64 IRQ threshold: 8

Construct using registers instead of memory blocks

Read FIFO (Data from JTAG to Avalon)

Buffer depth (bytes): 64 IRQ threshold: 8

Construct using registers instead of memory blocks

Map... Filter...

End	I...
IRQ 0	IRQ 31
000800	0x00000fff
002000	0x00002fff
000000	0x0000000f
000010	0x0000001f
000020	0x00000027

Warning: pio: PIO inputs are not hardwired in testbench

To Do: cpu: No reset vector has been specified

To Do: cpu: No exception vector has been specified

Cancel < Back Next > Finish

Exit Help < Prev Next > Generate

System Contents System Generation

- Altera SOPC Builder
  - Create new component...
  - Nios II Processor
- Bridges and Adapters
- Interface Protocols
  - Ethernet
  - High Speed
  - PCI
  - Serial
    - JTAG UART
    - SPI (3 Wire Serial)
    - UART (RS-232 Serial Port)
- Legacy Components
- Memories and Memory Controllers
- Peripherals
- PLL

Target

Device Family: Cyclone II

Clock Settings

Name	Source	MHz	Pipeline
clk	External	50.0	<input type="checkbox"/>

Add Remove

Use	Con...	Module Name	Description	Clock	Base	End	I...
<input checked="" type="checkbox"/>		<b>cpu</b>	Nios II Processor	clk			
		instruction_master	Avalon Master				
		data_master	Avalon Master				
		jtag_debug_module	Avalon Slave				
<input checked="" type="checkbox"/>		<b>onchip_mem</b>	On-Chip Memory (RAM or ROM)	clk			
		s1	Avalon Slave	clk	0x00002000	0x00002fff	
<input checked="" type="checkbox"/>		<b>pio</b>	PIO (Parallel I/O)	clk			
		s1	Avalon Slave	clk	0x00000000	0x0000000f	
<input checked="" type="checkbox"/>		<b>pio_1</b>	PIO (Parallel I/O)	clk			
		s1	Avalon Slave	clk	0x00000010	0x0000001f	
<input checked="" type="checkbox"/>		<b>jtag_uart</b>	JTAG UART	clk			
		avalon_jtag_slave	Avalon Slave	clk	0x00000020	0x00000027	

Remove Edit... Move Up Move Down Address Map... Filter...

Warning: pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.

To Do: cpu: No reset vector has been specified for this CPU. Please parameterize the CPU to resolve this issue

To Do: cpu: No exception vector has been specified for this CPU. Please parameterize the CPU to resolve this issue

Exit Help Prev Next Generate

System Contents

- Altera SOPC Builder
  - Create new component...
  - Nios II Processor
  - Bridges and Adapters
  - Interface Protocols
    - Ethernet
    - High Speed
    - PCI
    - Serial
      - JTAG UART
      - SPI (3 Wire Serial)
      - UART (RS-232 Serial Port)
  - Legacy Components
  - Memories and Memory Controllers
  - Peripherals
  - PLL

Add...

Auto-Assign Base Addresses  
Auto-Assign IRQs

target

Device Family: Cyclone II

Clock Settings

Name	Source	MHz	Pipeline
clk	External	50.0	<input type="checkbox"/>

Add Remove

Use	Con...	Module Name	Description	Clock	Base	End	I...
<input checked="" type="checkbox"/>		<b>cpu</b>	Nios II Processor	clk			
		instruction_master	Avalon Master	clk			
		data_master	Avalon Master	clk			
		jtag_debug_module	Avalon Slave	clk			
			IRQ 0		0x00000800	0x00000fff	←
<input checked="" type="checkbox"/>		<b>onchip_mem</b>	On-Chip Memory (RAM or ROM)	clk			
		s1	Avalon Slave	clk	0x00002000	0x00002fff	
<input checked="" type="checkbox"/>		<b>pio</b>	PIO (Parallel I/O)	clk			
		s1	Avalon Slave	clk	0x00000000	0x0000000f	
<input checked="" type="checkbox"/>		<b>pio_1</b>	PIO (Parallel I/O)	clk			
		s1	Avalon Slave	clk	0x00000010	0x0000001f	
<input checked="" type="checkbox"/>		<b>jtag_uart</b>	JTAG UART	clk			
		avalon_jtag_slave	Avalon Slave	clk	0x00000020	0x00000027	

Remove Edit... Move Up Move Down Address Map... Filter...

- Warning: pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
- To Do: cpu: No reset vector has been specified for this CPU. Please parameterize the CPU to resolve this issue
- To Do: cpu: No exception vector has been specified for this CPU. Please parameterize the CPU to resolve this issue

Exit Help Prev Next Generate

System Contents System Generation

- Altera SOPC Builder
  - Create new component...
  - Nios II Processor
  - Bridges and Adapters
  - Interface Protocols
    - Ethernet
    - High Speed
    - PCI
    - Serial
      - JTAG UART
      - SPI (3 Wire Serial)
      - UART (RS-232 Serial Port)
  - Legacy Components
  - Memories and Memory Controllers
  - Peripherals
  - PLL

Target

Device Family: Cyclone II

Clock Settings

Name	Source	MHz	Pipeline
clk	External	50.0	<input type="checkbox"/>

Add Remove

Use	Con...	Module Name	Description	Clock	Base	End	I...
<input checked="" type="checkbox"/>		<b>cpu</b>	Nios II Processor	clk			
		instruction_master	Avalon Master				
		data_master	Avalon Master				
		jtag_debug_module	Avalon Slave				
<input checked="" type="checkbox"/>		<b>onchip_mem</b>	On-Chip Memory (RAM or ROM)	clk			
		s1	Avalon Slave		0x00002800	0x00002fff	IRQ 0 IRQ 31
<input checked="" type="checkbox"/>		<b>pio</b>	PIO (Parallel I/O)	clk			
		s1	Avalon Slave		0x00001000	0x00001fff	
<input checked="" type="checkbox"/>		<b>pio_1</b>	PIO (Parallel I/O)	clk			
		s1	Avalon Slave		0x00003000	0x0000300f	
<input checked="" type="checkbox"/>		<b>pio_1</b>	PIO (Parallel I/O)	clk			
		s1	Avalon Slave		0x00003010	0x0000301f	
<input checked="" type="checkbox"/>		<b>jtag_uart</b>	JTAG UART	clk			
		avalon_jtag_slave	Avalon Slave		0x00003020	0x00003027	

Remove Edit... Move Up Move Down Address Map... Filter...

Warning: pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.

To Do: cpu: No reset vector has been specified for this CPU. Please parameterize the CPU to resolve this issue

To Do: cpu: No exception vector has been specified for this CPU. Please parameterize the CPU to resolve this issue

Exit Help Prev Next Generate

System Contents System Generation

- Altera SOPC Builder
  - Create new component...
  - Nios II Processor
- Bridges and Adapters
- Interface Protocols
  - Ethernet
  - High Speed
  - PCI
  - Serial
    - JTAG UART
    - SPI (3 Wire Serial)
    - UART (RS-232 Serial Port)
- Legacy Components
- Memories and Memory Controllers
- Peripherals
- PLL

Target

Device Family: Cyclone II

Clock Settings

Name	Source	MHz	Pipeline
clk	External	50.0	<input type="checkbox"/>

Add Remove

Use	Con...	Module Name	Description	Clock	Base	End	I...
<input checked="" type="checkbox"/>		<b>cpu</b>	Nios II Processor	clk			
		instruction_master	Avalon Master	clk			
		data_master	Avalon Master	clk			
		jtag_debug_module	Avalon Slave	clk	0x00002800	0x00002fff	IRQ 0 IRQ 31
<input checked="" type="checkbox"/>		<b>onchip_mem</b>	On-Chip Memory (RAM or ROM)	clk	0x00001000	0x00001fff	
		s1	Avalon Slave	clk	0x00003000	0x0000300f	
<input checked="" type="checkbox"/>		<b>pio</b>	PIO (Parallel I/O)	clk	0x00003010	0x0000301f	
		s1	Avalon Slave	clk	0x00003020	0x00003027	
<input checked="" type="checkbox"/>		<b>pio_1</b>	PIO (Parallel I/O)	clk			
		s1	Avalon Slave	clk			
<input checked="" type="checkbox"/>		<b>jtag_uart</b>	JTAG UART	clk			
		avalon_jtag_slave	Avalon Slave	clk			



Warning: pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.

To Do: cpu: No reset vector has been specified for this CPU. Please parameterize the CPU to resolve this issue

To Do: cpu: No exception vector has been specified for this CPU. Please parameterize the CPU to resolve this issue

- Altera SOPC Builder
  - Create new component
  - Nios II Processor
- Bridges and Adapters
- Interface Protocols
  - Ethernet
  - High Speed
  - PCI
  - Serial
    - JTAG UART
    - SPI (3 Wire S...
    - UART (RS-23...
- Legacy Components
- Memories and Memory Co...
- Peripherals
- PLL

Nios II Processor - cpu
X

## Nios II Processor

Version 7.1

Documentation

1 Parameter Settings

Core Nios II
Caches and Memory Interfaces
Advanced Features
JTAG Debug Module
Custom Instructions

Core Nios II

Select a Nios II core:

	<input type="radio"/> Nios II/e	<input type="radio"/> Nios II/s	<input checked="" type="radio"/> Nios II/f
<p><b>Nios II</b></p> <p>Selector Guide</p> <p>Family: Cyclone II</p> <p>f<sub>system</sub>: 50.0 MHz</p> <p>cpuId: 0</p>	<p><b>RISC 32-bit</b></p>	<p>RISC 32-bit</p> <p><b>Instruction Cache</b></p> <p><b>Branch Prediction</b></p> <p><b>Hardware Multiply</b></p> <p><b>Hardware Divide</b></p>	<p>RISC 32-bit</p> <p>Instruction Cache</p> <p>Branch Prediction</p> <p>Hardware Multiply</p> <p>Hardware Divide</p> <p><b>Barrel Shifter</b></p> <p><b>Data Cache</b></p> <p><b>Dynamic Branch Prediction</b></p>
Performance at 50.0 MHz	Up to 5 DMIPS	Up to 25 DMIPS	Up to 51 DMIPS
Logic Usage	600-700 LEs	1200-1400 LEs	1400-1800 LEs
Memory Usage	Two M4Ks (or equiv.)	Two M4Ks + cache	Three M4Ks + cache

Hardware Multiply: Embedded Multipliers  Hardware Divide

Reset Vector: Memory: onchip\_mem Offset: 0x0 0x00001000

Exception Vector: Memory: onchip\_mem Offset: 0x20 0x00001020

Cancel
< Back
Next >
Finish

Warning: pio: PIO inputs ar...



System Contents System Generation

## Options

System module logic will be created in Verilog.

 Simulation. Create project simulator files. Run Simulator

## Nios II Tools

Nios II IDE

Info: Subscription Agreement, Altera MegaCore Function License  
 Info: Agreement, or other applicable license agreement, including,  
 Info: without limitation, that your use is for the sole purpose of  
 Info: programming logic devices manufactured by Altera and sold by  
 Info: Altera or its authorized distributors. Please refer to the  
 Info: applicable agreement for further details.

Info: Processing started: Sun Oct 19 22:27:31 2008

**i** Info: Command: quartus\_sh -t nios\_system\_setup\_quartus.tcl

**i** Info: Evaluation of Tcl script nios\_system\_setup\_quartus.tcl was successful

**i** Info: Quartus II Shell was successful. 0 errors, 0 warnings

Info: Allocated 44 megabytes of memory during processing

Info: Processing ended: Sun Oct 19 22:27:31 2008

Info: Elapsed time: 00:00:00

# 2008.10.19 22:27:31 (\*) Completed generation for system: nios\_system.

# 2008.10.19 22:27:31 (\*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:

SOPC Builder database : H:\SOPC\_NiosIIfast\nios\_system.ptf

System HDL Model : H:\SOPC\_NiosIIfast\nios\_system.v

System Generation Script : H:\SOPC\_NiosIIfast\nios\_system\_generation\_script

# 2008.10.19 22:27:31 (\*) SUCCESS: SYSTEM GENERATION COMPLETED.

**i** Info: System generation was successful.

**⚠** Warning: pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.

Exit
Help
◀ Prev
Next ▶
Generate



Project Navigator

Entity

- Cyclone II: EP2C35F6
  - SOPC\_NiosIIfast

Hierarchy Files

Status

Module	Progress

Messages

Type	Message
System	Processing

Message: Location: Locate

For Help, press F1

### Settings - SOPC\_NiosIIfast

- Category:
- General
  - Files
  - Libraries
  - Device
  - Operating Settings and Conditions
  - Compilation Process Settings
  - EDA Tool Settings
  - Analysis & Synthesis Settings
  - Fitter Settings
  - Timing Analysis Settings
  - Assembler
  - Design Assistant
  - SignalTap II Logic Analyzer
  - Logic Analyzer Interface
  - Simulator Settings
  - PowerPlay Power Analyzer Settings

#### Files

Select the design files you want to include in the project. Click Add All to add all design files in the project directory to the project.

File name:  Add

File name	Type	Library	Design entry/s...	HDL version
cpu.v	Verilog HDL...		<None>	
cpu_itag_debug_...	Verilog HDL...		<None>	
cpu_itag_debug_...	Verilog HDL...		<None>	
cpu_mult_cell.v	Verilog HDL...		<None>	
cpu_test_bench.v	Verilog HDL...		<None>	
itag_uart.v	Verilog HDL...		<None>	
nios_system.ptf	SOPC Build...		<None>	
nios_system.sopc	SOPC File		<None>	
nios_system.v	Verilog HDL...		<None>	
onchip_mem.v	Verilog HDL...		<None>	
pio.v	Verilog HDL...		<None>	
pio_1.v	Verilog HDL...		<None>	

Add All

Remove

Up

Down

Properties

OK Cancel

Download New Software Release

Documentation

Main Nios II module is called  
`nios_system`

The code for `nios_system` is in  
`nios_system.v`



Project Navigator

Files

- Device Design Files
  - cpu.v
  - cpu\_itag\_debug\_module.v
  - cpu\_itag\_debug\_module\_wrapp
  - cpu\_mult\_cell.v
  - cpu\_test\_bench.v
  - itag\_uart.v
  - nios\_system.v**
  - onchip\_mem.v
  - pio.v
  - pio\_1.v
- Other Files

Hierarchy | Files | Design Units

nios\_system.v

```

2246
2247
2248
2249 // turn off superfluous verilog processor warnings
2250 // altera message_level Level1
2251 // altera message_off 10034 10035 10036 10037 10230 10240 10030
2252
2253 module nios_system (
2254     // 1) global signals:
2255     clk,
2256     reset_n,
2257
2258     // the_pio
2259     in_port_to_the_pio,
2260
2261     // the_pio_1
2262     out_port_from_the_pio_1
2263 )
2264 ;
2265
2266 output [ 7: 0] out_port_from_the_pio_1;
2267 input clk;
2268 input [ 7: 0] in_port_to_the_pio;
2269 input reset_n;

```

Status

Module	Progress %	Time

Messages

Type	Message

System | Processing | Extra Info | Info | Warning | Critical Warning | Error | Suppressed | Flag

Message: [ ] Location: [ ] [Locate]

SOPC\_NiosIIfast

Project Navigator

- Files
  - Device Design Files
    - cpu.v
    - cpu\_itag\_debug\_module.v
    - cpu\_itag\_debug\_module\_wrapp
    - cpu\_mult\_cell.v
    - cpu\_test\_bench.v
    - itag\_uart.v
    - nios\_system.v
    - onchip\_mem.v
    - pio.v
    - pio\_1.v
    - SOPC\_NiosIIfast.v

Hierarchy | Files | Design Units

```

1 // This is the top-level module for SOPC_NiosII_SecondTry
2 // This project is a test of the Nios II microprocessor and the SOPC builder
3
4 module SOPC_NiosIIfast(input_lines,reset_line,clock,output_lines);
5
6     input [7:0] input_lines; // corresponds to pio input port on NiosII
7
8     input reset_line; // reset input for microprocessor
9                       // reset is active Low
10                      // i.e. keep it High for normal operation
11
12     input clock; // clock for cpu -- 50 MHz
13
14     output [7:0] output_lines; // correspond to pio_1 output port on NiosII
15
16 // This line creates an instance of the Nios II microprocessor generated by the
17 nios_system NiosII (clock,reset_line,input_lines,output_lines);
18
19 endmodule
20

```

Status

Module	Progress %	Time

Messages

Type	Message

System | Processing | Extra Info | Info | Warning | Critical Warning | Error | Suppressed | Flag

Message: Location: Locate

SOPC\_NiosIIfast

Project Navigator

Files

- Device Design Files
  - cpu.v
  - cpu\_itag\_debug\_module.v
  - cpu\_itag\_debug\_module\_wrapp
  - cpu\_mult\_cell.v
  - cpu\_test\_bench.v
  - itag\_uart.v
  - nios\_system.v
  - onchip\_mem.v
  - pio.v
  - pio\_1.v
  - SOPC\_NiosIIfast.v

Hierarchy | Files | Design Units

```

1 // This is the top-level module for SOPC_NiosII_SecondTry
2 // This project is a test of the Nios II microprocessor and the SOPC builder
3
4 module SOPC_NiosIIfast(input_lines,reset_line,clock,output_lines);
5
6     input [7:0] input_lines; // corresponds to pio input port on NiosII
7
8     input reset_line; // reset input for microprocessor
9                       // reset is active Low
10                      // i.e. keep it High for normal operation
11
12     input clock; // clock for cpu -- 50 MHz
13
14     output [7:0] output_lines; // correspond to pio_1 output port on NiosII
15
16 // This line creates an instance of the Nios II microprocessor generated by the
17 nios_system NiosII (clock,reset_line,input_lines,output_lines);
18
19 endmodule
20

```

Status

Module	Progress %	Time

Messages

Type	Message

System | Processing | Extra Info | Info | Warning | Critical Warning | Error | Suppressed | Flag

Message: Location: Locate

Compile project (1<sup>st</sup> compilation)

Project Navigator


- Files
  - Device Design Files
    - cpu.v
    - cpu\_itag\_debug\_module.v
    - cpu\_itag\_debug\_module\_wrapp
    - cpu\_mult\_cell.v
    - cpu\_test\_bench.v
    - itag\_uart.v
    - nios\_system.v
    - onchip\_mem.v
    - pio.v
    - pio\_1.v
    - SOPC\_NiosIIfast.v

Hierarchy | Files | Design Units

Groups

Named: [ ]

Node Name
output_lines[5]
output_lines[4]
output_lines[3]
output_lines[2]
output_lines[1]
output_lines[0]
<<new node>>



Status

Module	Progress %	Tii
Full Compilation	100 %	00
Analysis & Synthesis	100 %	00
Filter	100 %	00
Assembler	100 %	00

Named: [ ] Edit: [X] [Y] PIN\_N2 Filter: Pins: all

	Node Name	Direction	Location	I/O Bank	Vref Group
1	clock	Input	PIN_N2	2	B2_N1
2	input_lines[7]	Input	PIN_C13	3	B3_NO
3	input_lines[6]	Input	PIN_AC13	8	B8_NO
4	input_lines[5]	Input	PIN_AD13	8	B8_NO
5	input_lines[4]	Input	PIN_AF14	7	B7_N1
6	input_lines[3]	Input	PIN_AE14	7	B7_N1
7	input_lines[2]	Input	PIN_P25	6	B6_NO

Messages

Type	Message
Info	Info: tco from clock "clock" to destination pin "output_lines[1]" through register "nios_system:MiosII pio_1 the_pio_1 data_o
Info	Info: Longest tpd from source pin "altera_internal_jtag-TD0" to destination pin "altera_reserved_tdo" is 2.612 ns
Info	Info: th for register "sld_hub:sld_hub_inst lpm_shiftreg:jtag_ir_register dffs[9]" (data pin = "altera_internal_jtag-TDIUTAP"
Warning	Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info	Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
Info	Info: Quartus II Full Compilation was successful. 0 errors, 594 warnings

System | Processing | Extra Info | Info | Warning | Critical Warning | Error | Suppressed | Flag

Message: 0 of 1334 Location: [ ] Locate

Project Navigator

- Files
  - Device Design Files
    - cpu.v
    - cpu\_itag\_debug\_module.v
    - cpu\_itag\_debug\_module\_wrapp
    - cpu\_mult\_cell.v
    - cpu\_test\_bench.v
    - itag\_uart.v
    - nios\_system.v
    - onchip\_mem.v
    - pio.v
    - pio\_1.v
    - SOPC\_NiosIIfast.v

Hierarchy | Files | Design Units

nios\_system.v | SOPC\_NiosIIfast.v

Compilation Report

- Legal Notice
- Flow Summary
- Flow Settings
- Flow Non-Default Global Settir
- Flow Elapsed Time
- Flow Log
- Analysis & Synthesis
- Fitter
- Assembler
- Timing Analyzer

Flow Summary

Flow Status	Successful - Sun Oct 19 22:49:46 2008
Quartus II Version	7.1 Build 178 06/25/2007 SP 1.13 SJ Full Version
Revision Name	SOPC_NiosIIfast
Top-level Entity Name	SOPC_NiosIIfast
Family	Cyclone II
Device	EP2C35F672C6
Timing Models	Final
Met timing requirements	Yes
Total logic elements	2,721 / 33,216 ( 8 % )
Total combinational functions	2,417 / 33,216 ( 7 % )
Dedicated logic registers	1,643 / 33,216 ( 5 % )
Total registers	1643
Total pins	22 / 475 ( 5 % )
Total virtual pins	0
Total memory bits	95,552 / 483,840 ( 20 % )
Embedded Multiplier 9-bit elements	4 / 70 ( 6 % )
Total PLLs	0 / 4 ( 0 % )

Status

Module	Progress %	Tii
Full Compilation	100 %	00
Analysis & Synthesis	100 %	00
Fitter	100 %	00
Assembler	100 %	00

Messages

Type	Message
Info	Info: tco from clock "clock" to destination pin "output_lines[1]" through register "nios_system:MiosII pio_1:the_pio_1 data_o
Info	Info: Longest tpd from source pin "altera_internal_jtag-TD0" to destination pin "altera_reserved_tdo" is 2.612 ns
Info	Info: th for register "sld_hub:sld_hub_inst lpm_shiftreg:jtag_ir_register dffs[9]" (data pin = "altera_internal_jtag-TDIUTAP"
Warning	Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info	Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
Info	Info: Quartus II Full Compilation was successful. 0 errors, 594 warnings

System | Processing | Extra Info | Info | Warning | Critical Warning | Error | Suppressed | Flag

Message: 0 of 1334    Location:    Locate

SOPC\_NiosIIfast

Project Navigator

- Files
  - Device Design Files
    - cpu.v
    - cpu\_itag\_debug\_module.v
    - cpu\_itag\_debug\_module\_wrapp
    - cpu\_mult\_cell.v
    - cpu\_test\_bench.v
    - itag\_uart.v
    - nios\_system.v
    - onchip\_mem.v
    - pio.v
    - pio\_1.v
    - SOPC\_NiosIIfast.v

Hierarchy | Files | Design Units

nios\_system.v | SOPC\_NiosIIfast.v | Compilation Report - FL... | Pin Planner | SOPC\_NiosIIfast...

Hardware Setup... USB-Blaster [USB-0] Mode: JTAG Progress: 100 %

Enable real-time ISP to allow background programming (for MAX II devices)

Start	File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
	SOPC_NiosIIfast.sof	EP2C35F672	0056CC08	FFFFFFF	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Stop

Auto Detect

Delete

Add File...

Change File...

Save File...

Add Device...

Up

Down

Status

Module	Progress %	Tii
Full Compilation	100 %	00
Analysis & Synthesis	100 %	00
Filter	100 %	00
Assembler	100 %	00

Type	Message
Info	Started Programmer operation at Sun Oct 19 22:55:23 2008
Info	Configuring device index 1
Info	Device 1 contains JTAG ID code 0x020B40DD
Info	Configuration succeeded -- 1 device(s) configured
Info	Successfully performed operation(s)
Info	Ended Programmer operation at Sun Oct 19 22:55:25 2008

System | Processing | Extra Info | Info | Warning | Critical Warning | Error | Suppressed | Flag

Message: 0 of 12 Location: Locate

# Programming Nios II

We will use the **Altera Monitor Program** is used to download a program into the Nios II microprocessor embedded in the FPGA. It uses the JTAG protocol.


→ We will program with C (the most popular programming language).

**Nios II IDE program** is used by professional circuit designer to test program on the Nios II processor.

```
#define Switches (volatile char *) 0x00003000
```

```
#define LEDs (char *) 0x00003010
```

```
void main()  
{  
    while(1)  
        *LEDs = *Switches;  
}
```



Configure system...  
Configure program...  
Configure the Nios II system.

Disassembly

Goto instruction Address (hex) or symbol name:  Go

Disassembly Breakpoints Memory Watches Trace


Registers

Reg	Value
-----	-------

Terminal

Info & Errors

Info & Errors GDB server



Disassembly Registers

Goto instruction Address (hex) or symbol name:  Go Hide

**Nios II System Configuration**

**Cable**  
USB-Blaster [USB-0] Refresh

**System description file (PTF)**  
H:\SOPC\_NiosII\fast\nios\_system.ptf Browse...

**Nios II Processor**  
cpu

**.text section**  
Memory device: onchip\_mem/s1 (1000h - 1fffh)  
Start offset in device (hex):  0

**.data section**  
Memory device: onchip\_mem/s1 (1000h - 1fffh)  
Start offset in device (hex):  0

**Terminal device**  
jtag\_uart

Disassembly Breakpoints Memory Watches Trace Refresh PTF File OK Cancel

Terminal Info & Errors

Terminal Info & Errors GDB server

Configure system...  
Configure program...

Disassemble

Goto instruction Address (hex) or symbol name:  Go

Disassembly Breakpoints Memory Watches Trace

Registers

Reg	Value
-----	-------

Terminal

Terminal output area

Info & Errors

Info & Errors output area

Info & Errors GDB server



Disassembly

Goto instruction Address (hex) or symbol name:

Address	Instruction	Comment
---------	-------------	---------

Registers

Reg	Value
-----	-------

### Nios II Program Configuration

**Program type**  
C

**Files**  
First source file is used to determine ELF and SREC file name.  
H:\SOPC\_NiosIIfast\lights.c

**Options**  
Additional compiler flags: -O1 -ffunction-sections -fverbose-asm -fno-inline  
Use small C library:  Emulate unimplemented instructions:

Buttons: Add..., Remove, Up, Down, OK, Cancel

Terminal

Terminal output area

Info & Errors

Info & Errors output area



Remember to keep reset line HIGH

**Disassembly**

Goto instruction Address (hex) or symbol name:  Go Hide

Address	Hex	Instruction	Operands
<b>__start:</b>			
0x00001000	06c00034	orhi	sp, zero, 0x0
0x00001004	dec80004	addi	sp, sp, 0x2000
0x00001008	def6303a	nor	sp, sp, sp
0x0000100c	dec001d4	ori	sp, sp, 0x7
0x00001010	def6303a	nor	sp, sp, sp
0x00001014	06800074	orhi	gp, zero, 0x1
0x00001018	d6a59404	addi	gp, gp, -0x69b0
0x0000101c	06000034	orhi	et, zero, 0x0
0x00001020	c6059904	addi	et, et, 0x1664
0x00001024	00800034	orhi	r2, zero, 0x0
0x00001028	10840d04	addi	r2, r2, 0x1034
0x0000102c	1000683a	jmp	r2
<b>__fake_init:</b>			
0x00001030	f800283a	ret	
<b>__start_2:</b>			
0x00001034	01000034	orhi	r4, zero, 0x0
0x00001038	21059904	addi	r4, r4, 0x1664
0x0000103c	01800034	orhi	r6, zero, 0x0
0x00001040	31859904	addi	r6, r6, 0x1664
0x00001044	deffff04	addi	sp, sp, -0x4

**Registers**

Reg	Value
pc	0x00001000
zero	0x00000000
r1	0x00000000
r2	0x00000000
r3	0x00000000
r4	0x00000000
r5	0x00000000
r6	0x00000000
r7	0x00000000
r8	0x00000000
r9	0x00000000
r10	0x00000000
r11	0x00000000
r12	0x00000000
r13	0x00000000
r14	0x00000000
r15	0x00000000
r16	0x00000000
r17	0x00000000
r18	0x00000000
r19	0x00000000
r20	0x00000000
r21	0x00000000
r22	0x00000000
r23	0x00000000
et	0x00000000
bt	0xffffffff

Disassembly Breakpoints Memory Watches Trace

**Terminal**

```
JTAG UART link established using cable "USB-Blaster [USB-0]", device 1, instance 0x00
```

**Info & Errors**

```
Verified OK
Connection established to GDB server at localhost:2395
Symbols loaded.
Source code loaded.
INFO: Program Trace not enabled, because trace requires
```