Laboratory 6: Analog-to-digital and back again

This week we will learn how to use ADCs and DACs. We will convert an analog signal to a digital signal and then convert it back to an analog signal.

0. Surface Mount Soldering

Solder your TLC5510AINS to SOP-to-DIP adapter (remember to use a grounding strap). Start by placing the chip on the pads of the adapter and holding it in place with a piece of tape. Next, solder two diagonally opposed corners. Finally, solder the remaining pads. You can use a microscope to inspect the quality of your soldering or to do the soldering itself.

1. Analog-to-Digital

Use the ADC0820 or the TLC5510 to convert a constant voltage signal to a digital signal. Verify that the ADC is working the way you expect it to. What is the input voltage resolution of your ADC circuit?

2. Digital-to-Analog


Use the TLC7524 to convert a digital signal provided by the slider switches on your breadboard to a constant analog signal. Verify that the DAC is working the way you expect it to. What is the output voltage resolution of your DAC circuit?

3. Analog-to-Digital and back again

Attach the digital outputs of your ADC circuit to the digital inputs of the DAC circuit. Make sure that you connect the correct clocking outputs on the ADC to the DAC. Verify that the circuit performs the way you expect it to with constant input voltages, a sinusoid input, and a triangle wave input. Make sure that the sampling rate on the ADC is at least 10 times higher than the frequency of signals you are measuring. Compare the input analog signal to the output signal. Can you see the effects of digitization on the output signal?

4. Aliasing

Reduce the sampling rate so that it is roughly 10 times smaller than the frequency of a sinewave input signal. What do you observe? Can you generate a similar effect with just a function generator connected to a digital oscilloscope?



8-Bit ADC (TLC5510A)

OE	1	24	DGND
DGND	2	23	REFB
D1(LSB)	3	22	REFBS
D2	4	21	AGND
D3	5	20	AGND
D4	6	19	ANALOG IN
D5	7	18	^V DDA
D6	8	17	REFT
D7	9	16	REFTS
D8(MSB)	10	15	VDDA
	-	Б	

Terminal Functions

TERMINAL			DESCONDITION .				
NAME	NO.	I/O	DESCRIPTION				
AGND	20, 21		Analog ground				
ANALOG IN	19	Ι	Analog input				
CLK	12	Ι	Clock input				
DGND	2, 24		Digital ground				
D1-D8	3-10	0	Digital data out. D1 = LSB, D8 = MSB				
OE	1	Ι	Output enable. When OE = low, data is enabled. When OE = high, D1-D8 is in high-impedance state.				
VDDA	14, 15, 18		Analog supply voltage				
VDDD	11, 13		Digital supply voltage				
REFB	23	Ι	Reference voltage in bottom				
REFBS	22		Reference voltage in bottom. When using the TLC5510 internal voltage divider to generate a nominal 2-V reference, REFBS is shorted to REFB (see Figure 3). When using the TLC5510A, REFBS is connected to ground.				
REFT	17	Ι	Reference voltage in top				
REFTS	16		Reference voltage in top. When using the TLC5510 internal voltage divider to generate a nominal 2-V reference, REFTS is shorted to REFT (see Figure 3). When using the TLC5510A, REFTS is connected to V DDA·				

Physics 351: Digital Electronics




Figure 1. I/O Timing Diagram

TLC5510A

For an analog input span of 4 V, 4 V is supplied to REFT, and REFB is grounded and terminal connections should be made as shown in Figure 4. This connection provides the 4-V reference for the nominal zero to full-scale digital output with a 4 V_{pp} analog input at ANALOG IN.




Figure 4. External Connections for 4-V Analog Input Span

PRINCIPLES OF OPERATION

functional operation


The output code change with input voltage is shown in Table 1.

Table 1. Functional Operation


INPUT SIGNAL	STEP	DIGITAL OUTPUT CODE							
VOLTAGE	SIEP	MSB							LSB
[∨] ref(B)	255	0	0	0	0	0	0	0	0
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	128	0	1	1	1	1	1	1	1
•	127	1	0	0	0	0	0	0	0
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
Vref(T)	0	1	1	1	1	1	1	1	1

8-Bit ADC (ADC8020) ĊS 20 V_{CC} v_{in}-1 --19 NC DBO -2 18 0FL DB1 RD 3 17 DB7 DB2 -4 DB3 — 5 16 -DB6 RDY WR/RDY -6 15 DB5 MODE - 7 14 DB4 8 - cs INT RD -13 INT 9 — V_{REF} (+) 12 - V_{REF} (-) GND - 10 11 DBO-DB7 ---

Pin	Name	Function			
1	VIN	Analog input; range $GND \le VIN \le VCC$			
2-5	DB0-DB3	TRI-STATE data outputs; bit 0 (LSB) to bit 3			
6	WR/RDY	WR-RD Mode WR : With CS low, the conversion is started on the falling edge of WR.			
		RD Mode			
		RDY : RDY will go low after the falling edge of CS; RDY will go TRI-			
		STATE when the result of the conversion is strobed into the output			
		latch.			
7	MODE	Select mode:			
		LOW = RD Mode			
		HIGH = WR-RD Mode			
8	RD	WR-RD Mode			
		With CS low, the TRI-STATE data outputs (DB0-DB7) will be			
		activated when RD goes low.			
		RD Mode			
		With CS low, the conversion will start with RD going LOW; also RD			
		will enable the TRI-STATE data outputs at the completion of the			
		conversion. RDY going TRI-STATE and INT going low indicates the			
		completion of the conversion.			
9	INT	INT going LOW indicates that the conversion is completed and the data			
		result is in the output latch. INT is reset by raising edge on RD or CS.			
10	GND	Ground			
11	V _{REF(-)}	Bottom of resistor ladder; range: GND $\leq V_{REF(-)} \leq V_{REF(+)}$			
12	V _{REF(+)}	Top of resistor ladder; range: $V_{REF(-)} \leq V_{REF(+)} \leq V_{CC}$			
13	CS	CS must be low for the RD or WR to be recognized.			
14-17	DB4-7	TRI-STATE data output—bits 4-7			
18	OFL	Overflow—If the analog input is higher than the $V_{REF(+)}$, OFL will be			
		LOW at the end of conversion. Can be used to cascade.			
19	NC	No connection			
20	V _{CC}	Power supply voltage			



DB3 П 8



Current mode functional table

0

00000000