# **T-type flip-flop**



JK Logic table



T-type flip-flops are used in counters.

## **Multiplexers**

#### What's a multiplexer ?

A multiplexer is a generalized multi-input and multi-output gate. It will produce a specific multiple line output for each specific multiple line input.

**Example:** 3-line input and 4-line output (i.e. 3-to-4 multiplexer).

А	В	С	1	2	3	4
0	0	0	0	0	0	1
0	0	1	0	0	1	0
0	1	0	0	1	0	0
1	0	0	1	0	0	0
1	1	0	1	1	0	0
0	1	1	0	1	1	0
1	0	1	1	0	1	0
1	1	1	0	0	0	1

N.B. Multiplexers can be very useful for converting a binary number to a HEX display code.

### **Multiplexers with FPGAs (la)**

You could build a multiplexer out of logic gates using Karnaugh maps ... or you could let the Verilog compiler figure it out.

N-to-1 multiplexer:

mux_primiti	ive.v	
1	primitive mux_primitiv	<pre>// 3-to-1 multiplexer</pre>
2	input A, B, C;	// 3 input wires
3	output out1;	// 1 output wire
4		
5	table	// table defines the output based on the 3 inputs
6	// A B C out1	
7	000:0;	
8	001:0;	
9	010:0;	
10	100:1;	
11	110:1;	
12	011:0;	
13	101:1;	
14	111:0;	
15	endtable	
16		
17	endprimitive	
18		

#### **Multiplexers with FPGAs (IIa)**

An always block with "if" statements can be used for an N-to-M multiplexer:

mux\_always\_if.v

1	<pre>module mux_always_if(input_3bit, output_4bit); // 3-to-4 multiplexer</pre>
2	<pre>input [2:0] input_3bit; // 3 input lines (bits)</pre>
3	output reg [3:0] output_4bit; // 4-bit output register
4	
5	// always block with "if" statement for each input case
6	always
7	begin
8	if(input_3bit == 3'b000)
9	<pre>if(input_3bit == 3'b001) output_4bit &lt;= 4'b0010;</pre>
10	<pre>if(input_3bit == 3'b010) output_4bit &lt;= 4'b0100;</pre>
11	<pre>if(input_3bit == 3'b100) output_4bit &lt;= 4'b1000;</pre>
12	<pre>if(input_3bit == 3'b110) output_4bit &lt;= 4'b1100;</pre>
13	<pre>if(input_3bit == 3'b011) output_4bit &lt;= 4'b0110;</pre>
14	<pre>if(input_3bit == 3'b101) output_4bit &lt;= 4'b1010;</pre>
15	<pre>if(input_3bit == 3'b111) output_4bit &lt;= 4'b0001;</pre>
16	end
17	endmodule
18	

An always block guarantees that you won't have any signal races or glitches.

#### **Multiplexers with FPGAs (III)**

An always block with "case" constructs can be used for an N-to-M multiplexer:

module mux always case(input 3bit,output 4bit); // 3-to-4 multiplexer 1 input [2:0] input 3bit; // 3-bit input 2 output reg [3:0] output 4bit; // 4-bit output 3 4 // always block with "case" construct 5 always 6 begin 7 case(input 3bit) 8 3'b000: output 4bit <= 4'b0001; 9 3'b001: output 4bit <= 4'b0010; 3'b010: output 4bit <= 4'b0100; 10 3'b100: output 4bit <= 4'b1000; 11 3'b110: output 4bit <= 4'b1100; 12 3'b011: output 4bit <= 4'b0110; 13 3'b101: output 4bit <= 4'b1010; 14 3'b111: output 4bit <= 4'b0001; 15 16 endcase 17 end 18 19 endmodule

#### **Multiple Modules**

multiple modules.v

#### module multiple modules(input clock, output FourBits); // top-level module 1 2 input input clock; // input wire 3 output [3:0] output FourBits; // output wires 4 5 wire [2:0] counter output; // output wires of counter 6 wire [2:0] mux input; // input wires of multiplexer 7 8 assign mux input = counter output; // connect the counter output and multiplexer input wires 9 counter counter result(input clock, counter output); // call the "counter" module 10 11 // with instance "counter result" 12 mux always case mux output (mux input, output FourBits); // call the "mux always case" module 13 14 // with instance " mux output" 15 16 endmodule mux\_always\_case.v\* 17 module mux always case(input 3bit,output 4bit); // 3-1 2 input [2:0] input 3bit; // 3-bit input output reg [3:0] output 4bit; // 4-bit output 3 4 counter.v 5 // always block with "case" construct always module counter(input clk, output 3bit); 1 6 begin 2 input input clk; 7 case(input 3bit) 3 output reg [2:0] output 3bit; 8 3'b000: output 4bit <= 4'b0001; 4 9 3'b001: output 4bit <= 4'b0010; 5 always@(posedge input clk) 10 3'b010: output 4bit <= 4'b0100; 6 begin 11 3'b100: output 4bit <= 4'b1000; 7 output 3bit <= output 3bit + 3'b001; 12 3'b110: output 4bit <= 4'b1100; 8 end 13 3'b011: output 4bit <= 4'b0110; 9 14 3'b101: output 4bit <= 4'b1010; 10 endmodule 15 3'b111: output 4bit <= 4'b0001; 11 16 endcase 17 end 18 19 endmodule 20

# **Multiple Modules**

multipl	e_modules.v				
	1 module multiple_modules(inpu		Bits); // top-level module		
	2 input input_clock;	// input	wire		
	3 output [3:0] output Four	Bits; Wir output	<sup>t</sup> wires		
	4	viles ior	connecting the 2 lower level modules		
	5 wire [2:0] counter_outpu	t; // output	t wires of counter		
	<pre>6 wire [2:0] mux_input;</pre>	/ input	wires of multiplexer		
	7				
	<pre>8 assign mux_input = count</pre>	er_output: // connec	ct the counter output and multiplexer input wires		
	9				
	0 <u>counter counter result</u> (i	nput_clock, counter_o	output); // call the "counter" module		
	module name instance name		<pre>// with instance "counter_result"</pre>		
	2		FourPitch, // coll the Norma classes accel wedule		
	<pre>3 mux_always_case mux_outp 4</pre>	uc(mux_input, output_	_FourBits); // call the "mux_always_case" module		
	-		// with instance ~ mux_output~		
	5 endmodule		-		
	7	mux_alwa	mux_always_case.v*		
		1	module mux always case(input 3bit.output 4bit): /		
		2	input [2:0] input 3bit: // 3-bit inpu		
		3	output reg [3:0] output 4bit; // 4-bit outp		
ounter. v		4			
	1	5	always // always block with "case" const		
1	<pre>module counter(input_clk, output</pre>	t_3bit); 6	🗧 begin		
2	<pre>input input_clk;</pre>	7	case(input_3bit)		
3 output reg [2:0] output_3bit;		t; 8	3'b000: output_4bit <= 4'b0001;		
4	-	9	3'b001: output_4bit <= 4'b0010;		
5	always@(posedge input_clk)	10	3'b010: output_4bit <= 4'b0100;		
6	e begin	11	3'b100: output_4bit <= 4'b1000;		
7	output_3bit <= output_3b	51t + 3'6001; 12	3'b110: output_4bit <= 4'b1100;		
8	end	13	3'b011: output_4bit <= 4'b0110;		
10	endwodule	14	3'b101: output_4bit <= 4'b1010;		
10	enunouure	15	3'bill: output_4bit <= 4'b0001;		
11		16	enacase		
11		17	and		
11		17	end		
11		17 18	end		