Wiki Lab Book

- Use a wiki as a lab book.
- ➤ Wikis are excellent tools for collaborative work (i.e. where you need to efficiently share lots of information and files with multiple people).
- This week is practice for wiki usage during the project.
- ➤ Both lab partners will use the same wiki (i.e. you will both submit the same link to instructor and grader).
- Completeness is very important ... neatness should be easy.
- You may use any available wiki hosting service (wm, etc ...)
 - → suggested provider: http://pbwiki.com/
 - (... with only 10 MB of space, you can link to your W&M webspace to increase the effective memory available to your wiki).

Web page lab report

- The lab report for this week's lab will be in the form of a webpage. The webpage should be in HTML (i.e. "filename.html"). You are free to use any webpage making program you wish, but extra credit will be awarded for those reports programmed directly by you in HTML.
- The webpage should be hosted on your public H drive space (i.e. if you name your webage "index.html" and put it in the "public_html" folder of your H drive, then you can view it at:
 - " http://username.people.wm.edu/ "
- ➤ You should send a link to your "lab report webpage" by e-mail to the grader and the instructor by Monday, September 29 (midnight deadline).
- ➤ Lab report should cover lab exercises 1, 2, and 3.
- There is no length limit on the lab report.
- > 1 lab report per person.

Timing pulses & Intro to counters (hardware & Verilog)


Timing Pulses

- Important element of laboratory electronics
- Pulses can control logical sequences with precise timing.
 - → If your detector "sees" a charged particle or a photon, you might want to signal a clock to store the time at which it occurred.
 - → You could use the event to generate a standard pulse so that your clock always responds in the same way.
- Alternatively, you might need to reset your electronics after the event
 - → Clearly you want the reset pulse to arrive as soon as possible after the data has been processed
 - → This requires a precision time *delay generator*

Timing Pulses

- A simple type of delay generator...
 - A D-type flip-flop receives a clock edge and goes from low to high at the output
 - 2. The output charges up an **RC circuit** after going high.
 - The charged capacitor also serves as the clear input to the D flip-flop.
 - 4. So, that after a fixed time (roughly *RC*) the flip-flop resets back to its initial state.
 - 5. The net result is a single pulse that has a duration (or *pulse width*) determined by the combination of the resistor & capacitor
- This is called a monostable multivibrator or one-shot.

One-shot: D-type flip-flop




FUNCTION TABLE

	INPUT	OUTPUTS			
PRE	CLR	CLK	D	α	ā
L	Н	×	X	Н	L
н	Ļ	X	X	L	н
L	L	×	Χ	H	Ht
H	Н	t	Н	Н	L
Н	Н	t	L	L	н
н	Н	L	X	O ₀ .	$\overline{\mathbf{Q}}_{0}$

[Texas Instruments 74LS74 flip-flop datasheet]

One-shot: D-type flip-flop




One-shot: 74LS123

Characteristics:

- > 2 clock inputs triggered by either a rising edge or a falling edge.
- \triangleright 2 outputs (Q & \overline{Q}).
- A **reset or clear input**, instantly sets the output to a standard condition regardless of the current state or clock level.
- Can be confused a little by pulses in quick succession.

INF	OUTPUTS			
CLEAR	Α	В	Q	Ø
L	Х	X	L	Н
X	Н	X	L	Н
X	X	L	L	Н
Н	L	1	1	ъ
Н	\downarrow	Н	1	T
1	L	Н	л	ъ




One-shot: 74LS123

Characteristics:


- > 2 clock inputs triggered by either a rising edge or a falling edge.
- \triangleright 2 outputs (Q & \overline{Q}).
- A **reset or clear input**, instantly sets the output to a standard condition regardless of the current state or clock level.
- > Can be confused a little by pulses in quick succession.

	INI	PUTS		ОUТ	PUTS	P _{in}
	CLEAR	Α	В	Q	Q	
	L	X	X	L	Н	armed Pout tw
	X X	H X	X L		H H	
Г	Н	L	1	л	ъ	
	H ↑	↓ L	H H	Υ Υ	T.	output pulse RETRIGGER

74LS123 usage



INF	OUTPUTS			
CLEAR	Α	В	Q	Ø
L	Х	X	L	Н
X	Н	X	L	Н
X	X	L	L	Н
Н	L	\uparrow	1.	ъ
Н	\downarrow	Н	J.	T
1	L	Н	л	ъ



[Texas Instruments 74LS123 datasheet]

Pulse Delay Generator

> A single one-shot will produce a variable delay pulse.

- 2 one-shots can be combined to produce a pulse of variable duration/width produced at variable delay after a trigger.
 - → Pulse Delay Generator ... very useful in a research lab.


Pulse Delay Generator

A single one-shot will produce a variable delay pulse.


- 2 one-shots can be combined to produce a pulse of variable duration/width produced at variable delay after a trigger.
 - → Pulse Delay Generator ... very useful in a research lab.



Setting the Pulse Width



 $t_W = K R_{ext} C_{ext}$ with



The Problem with One-Shots


1. One-shots are very useful in a research laboratory as pulse delay generators.

2. One-shots should be avoided in regular circuitry, because

- → They are useful in **asynchronous circuits** for avoiding glitches and signal races ...
- → It's very easy to put them all over your asynchronous circuit with all the pulse timing set just right. It is very hard to figure out how the circuit works just by looking at it (or even a circuit diagram).
- → The pulse width depends on temperature (R, C, and chip).
- → The pulse width depends on supply voltage.


Pulse Width vs. Temperature


VARIATION IN OUTPUT PULSE DURATION
vs
FREE-AIR TEMPERATURE



Pulse Width vs. Supply Voltage

VARIATION IN OUTPUT PULSE DURATION





Counters ... 1 2 3 4


1. Frequency dividers.

2. Counters in Verilog.

3 Ripple counter (next week).

4. Synchronous counter (next week).

JK-type flip-flop




Logic table for clock falling edge

J	K	Q_{n+1}
0	0	Q_n
1	0	0
0	1	1
1	1	\overline{Q}_n

JK-type flip-flops are used in counters.

T-type flip-flop



T-type flip-flops are used in counters.

Counters in Verilog

Counters in Verilog are easy → just use always (synchronous).

→ and a self-referential "add 1" assignment.

```
module counter v3(input1,output1); // module for an 8-bit synchronous counter
2
         input input1;
                                       // 1-bit input
         output reg [7:0] output1; // 8-bit output register
3
         always@ (posedge input1) // synchronous loop, clocked on input1 rising edge
5
             begin
7
8
             output1 <= output1 + 1; // self-referential add+1 assignment.
9
             output1 = output1 + 8'b00000001; could have used this instruction line instead.
10
11
             end
12
13
     endmodule
14
```

Initializing a register

```
module counter v3(input1,output1);
                                            // module for an 8-bit synchronous counter
         input input1;
2
                                       // 1-bit input
         output reg [7:0] output1;
3
                                        // 8-bit output register
4
         initial
                                        // this block initializes the output register
                                        // to zero.
             begin
7
             output1 = 8'b00000000;
8
             end
9
10
         always@ (posedge input1) // synchronous loop, clocked on input1 rising edge
11
             begin
12
13
             output1 <= output1 + 1; // self-referential add+1 assignment.
14
             output1 = output1 + 8'b00000001; could have used this instruction line instead.
15
16
             end
17
18
     endmodule
19
```

Initializing a register

```
// module for an 8-bit synchronous counter
    module counter v3(input1,output1);
2
          input input1;
                                          // 1-bit input
          output reg [7:0] output1;
3
                                          // 8-bit output register
          initial
                                              this block initializes the output register
                                              to zero.
6
              begin
              output1 = 8'b00000000;
              end
9
10
          always@ (posedge input1) 1
                                          // synchronous loop, clocked on input1 rising edge
11
              begin
12
13
              output1 <= output1 + 1:
                                          // self-referential add+1 assignment.
14
              output1 = output1 + 8 000000001; could have used this instruction line instead.
15
16
              end
17
18
      endmodule
19
```

This section initializes the register to zero. ("initial" is only for simulation!)

"if" statement

```
module counter v3(input1,output1, output2); // module for an 8-bit synchronous counter
2
         input input1;
                                      // 1-bit input
         output reg [7:0] output1; // 8-bit output register
3
                                      // 3-bit output register
4
         output reg [2:0] output2;
5
 6
        initial
                                       // this block initializes the output registers
7 =
             begin
                                       // to zero.
8
             output1 = 8'b00000000;
9
             output2 = 3'b000;
10
             end
11
12
         always@ (posedge input1) // synchronous loop, clocked on input1 rising edge
13
             begin
14
15
             output1 <= output1 + 1; // self-referential add+1 assignment.
16
             output1 = output1 + 8'b00000001; could have used this instruction line instead.
17
18
             if (output1 <= 8'b11100111)</pre>
19
                begin
20
                 output2 = 3'b000; // output2 stays at zero for output1 <= 231.
21
                 end
22
             else
23
                 begin
24
                 output2 = output2 + 1; // output2 starts counting for output1 > 231.
2.5
                 end
26
27
             end
28
29
     endmodule
```

Variable Registers

```
module counter v3(input1,output1, output2);
                                                     // module for an 8-bit synchronous counter
 2
          input input1;
                                       // 1-bit input
 3
         output reg [7:0] output1; // 8-bit output register
 4
         output reg [2:0] output2;
                                       // 3-bit output register
 5
         reg [1:0] temp; // "temp" variable 2-bit register.
 6
 7
                                         // this block initializes the output registers
         initial
 8
             begin
                                         // to zero.
 9
             output1 = 8'b00000000;
10
             output2 = 3'b000;
11
             temp = 2'b00;
12
             end
13
14
         always@ (posedge input1) // synchronous loop, clocked on input1 rising edge
15
             begin
16
17
             output1 <= output1 + 1; // self-referential add+1 assignment.
18
19
             temp <= temp + 1; // temp is used as counter.
20
21
             if (output1 <= 8'b11100111)</pre>
22
                 begin
23
                 output2 = 3'b000 + temp; // output2 counts continuously to 2 for output1 <= 231.
24
                 end
25
             else
26
                 begin
27
                 output2 = output2 + 1; // output2 starts counting for output1 > 231.
28
                 end
29
30
             end
31
32
      endmodule
```

Recommendation: check the Technology Map Viewer after compiling.

The "function" command (I)

```
// Module translates 2-bit inputs to an 8-bit output code
    module Input to Output converter (input register1, input register2, input register3,
                              output register1, output register2, output register3);
          input [1:0] input register1;
 4
 5
          input [1:0] input register2;
 6
          input [1:0] input register3;
 7
          output reg [7:0] output register1;
 8
          output reg [7:0] output register2;
          output reg [7:0] output register3;
10
11
          always
12
              begin
13
14
              // 1st output
15
              output register1 = output 8bit(input register1);
16
17
              // 2nd output
              output_register2 = output_8bit(input_register2);
18
19
20
              // 3rd output
21
              output register3 = output 8bit(input register3);
22
23
              end
24
```

The "function" command (II)

```
24
25
    // This function defines the output codes given a 2-bit input
26
          function [7:0] output 8bit;
              input [1:0] input number 2bit;
27
28
              begin
              output 8bit = 7'b1111111;
29
30
31
              if (input number 2bit == 4'b00)
                  output 8bit = 7'b1111111;
32
33
              if (input number 2bit == 4'b01)
34
                  output 8bit = 7'b1001011;
35
36
37
              if (input number 2bit == 4'b10)
                  output 8bit = 7'b1000000;
38
39
              if (input_number_2bit == 4'b11)
40
                  output 8bit = 7'b0000000;
41
42
43
44
              end
45
46
          endfunction
47
48
      endmodule
49
50
```