

Solar Power for Small Hall



The university is interested in installing a **Solar Power Generating Facility** on the roof of Small Hall.

Project not official at university level yet, but SPS + Dept. are kickstarting project:

- Meeting Tuesday this week at 6:30pm in Small Hall conference room.
- Determine which solar technology to use.
 - → How much electrical power can we expect to get.
- > Final budget for project is not finalized.
 - → Paid for from *Green Fees* (i.e. your money).
- Installation will occur during or immediately after renovation of Small Hall.

VMEC Summer Internship Program

Virginia Micro-Electronics Consortium summer program:

- ➤ May-August, 2010 → 12-13 weeks of paid research work.
- Juniors and Seniors
- Participating universities:
 W&M, UVA, VirginiaTech, VCU, ODU, GMU, Virginia. Military. Inst.
- Participating companies: Micron Technology, BAE Systems.
- ➤ DEADLINE: October 31, 2009.
- Website: www.vmec-scholars.org



Flip-Flops

Outline:

- 1. Timing noise
 - → Signal races, glitches
 - → FPGA example ("assign" → bad)
- 2. Synchronous circuits and memory
 - → Logic gate example
- 3. Flip-Flop memory
 - → RS-latch example
- 4. D and JK flip-flops
 - → Flip-flops in FPGAs
- 5. Synchronous circuit design with FPGAs
 - → FPGA example ("always" → good).
 - → Parallel circuit design with FPGAs.

Timing noise

Amplitude Noise

A digital circuit is very immune to amplitude noise, since it can only have two values (Low or High, True or False, 0 or 1). Digital electronics circuits typically have error rates smaller than 1 part in 10⁹ (no error correction).

Timing Noise


Just like an analog circuit, a digital circuit can experience timing noise. Fortunately, good clocks are cheap and easily available, and a good design will eliminate the effects of timing noise.

Timing issues/errors can easily produce amplitude noise (bit errors).

Signal Race

The timing delays produced by wires and logic gates can produce unwanted (illogical) outputs.

gical) outputs.
Example: 3-input NAND gate



Signal Race

The timing delays produced by wires and logic gates can produce unwanted (illogical) outputs.

Example: 3-input NAND gate AB Time 2x gate delay AB If gate delays are too long

output pulse could disappear

resulting Y

Signal Race


The timing delays produced by wires and logic gates can produce unwanted (illogical) outputs.


Example: 3-input NAND gate AB Time 2x gate AB


actual Y

Pulse is shorter than expected and delayed

Signal Race with Glitch












Signal Race with Glitch










Glitches with FPGAs

Quartus II will simulate glitches



Asynchronous Design


Asynchronous design requires very careful attention to signal delays to avoid producing glitches and other spurious signals.

Glitches will produce false data and can produce very wrong results e.g. a glitch on the most-significant-bit will produce a factor of 2 error.

Asynchronous design can produce very fast digital circuits, but is generally avoided due to more difficult design.

Synchronous Design

The use of **memory** and a **clock** can eliminate signal races and glitches.




Basic flip-flop operation

The flip-flop will record and output the value at the input if the **clock** is HIGH. If the clock goes LOW, then the flip-flop does not change its value or output.


- Glitches are eliminated if 1. The clock HIGH and LOW times are longer than any gate delays.
 - 2. The inputs are synchronized to the clock.


Synchronous Timing



D-type Edge-Triggered Flip-Flop

Generally, the flip-flop changes state on a clock signal "edge", not the level. The flip-flop takes the value *just before* the clock "edge".





For 74LS74: minimum $t_s = 20 \text{ ns}$ minimum $t_h = 5 \text{ ns}$

FUNCTION TABLE


INPUTS				OUTP	UTS
PRE	CLR	CLK	D	a	ā
L	Н	X	X	Н	L
Н	L	×	Х	L	H.
L	L	X	X	H	H [†]
Н	Н	t	Н	н	L
Н	Н	t	L	L	н
н	Н	L	Х	Q ₀ .	₫0


[Texas Instruments 74LS74 flip-flop datasheet]

Note: A flip-flop saves information (i.e. 1 bit); it does not modify it.

D-type Edge-Triggered Flip-Flop

Generally, the flip-flop changes state on a clock signal "edge", not the level. The flip-flop takes the value *just before* the clock "edge".







[Texas Instruments 74LS74 flip-flop datasheet]

Note: A flip-flop saves information (i.e. 1 bit); it does not modify it.

Synchronous Timing (revisited)



Basic flip-flop: the SR latch



$$\overline{R} = 0 \& \overline{S} = 0$$
:

$$ightharpoonup \overline{S} = 0 \& assume \overline{Q} = 0 \rightarrow Q = 1.$$

$$\overline{S} = 0 \& assume \overline{Q} = 1 \rightarrow Q = 1.$$

$$ightharpoonup \overline{R} = 0 \& assume Q = 0 \rightarrow \overline{Q} = 1.$$


$$\overline{R} = 0 \& assume Q = 1 \rightarrow \overline{Q} = 1.$$

Logic table

\overline{S}	\overline{R}	Q	$\bar{\mathcal{Q}}$
1	1	Q_0	$ar{Q}_{\scriptscriptstyle 0}$
0	1	1	0
1	0	0	1
0	0	1	1

 Q_0 = value before S&R changes

Basic flip-flop: the SR latch



Logic table

\overline{S}	\overline{R}	Q	\bar{Q}
1	1	Q_0	$\overline{\mathcal{Q}}_{\scriptscriptstyle 0}$
0	1	1	0
1	0	0	1
0	0	1	1

 Q_0 = value before S&R changes

$$\overline{R} = 0 \& \overline{S} = 0$$
:

$$ightharpoonup \overline{S} = 0 \& assume \overline{Q} = 0 \rightarrow Q = 1.$$


$$\overline{S} = 0 \& assume \overline{Q} = 1 \rightarrow Q = 1. \leftarrow$$

$$ightharpoonup \overline{R} = 0 \& assume Q = 0 \rightarrow \overline{Q} = 1.$$

$$\overline{R} = 0 \& assume Q = 1 \rightarrow \overline{Q} = 1.$$

$$\overline{R}$$
=0 & \overline{S} =0 \rightarrow Q=1 & \overline{Q} =1

Basic flip-flop: the SR latch



$\overline{R} = 0 \& \overline{S} = 1$:

$$ightharpoonup \overline{S} = 1 \& assume \overline{Q} = 0 \rightarrow Q = 1.$$

$$\overline{S} = 1 \& assume \overline{Q} = 1 \rightarrow Q = 0.$$

$$ightharpoonup \overline{R} = 0 \& assume Q = 0 \rightarrow \overline{Q} = 1.$$


$$\overline{R} = 0 \& assume Q = 1 \rightarrow \overline{Q} = 1.$$

Logic table

\overline{S}	\overline{R}	Q	\bar{Q}
1	1	Q_0	$\overline{Q}_{\scriptscriptstyle 0}$
0	1	1	0
1	0	0	1
0	0	1	1

Q₀ = value before S&R changes

Basic flip-flop: the SR latch



Logic table

\overline{S}	\overline{R}	Q	\bar{Q}
1	1	Q_0	\overline{Q}_{0}
0	1	1	0
1	0	0	1
0	0	1	1

Q₀ = value before S&R changes

$\overline{R} = 0 \& \overline{S} = 1$:

$$ightharpoonup \overline{S} = 1 \& assume \overline{Q} = 0 \rightarrow Q = 1.$$


$$\overline{S} = 1 \& assume \overline{Q} = 1 \rightarrow Q = 0.$$

$$ightharpoonup \overline{R} = 0 \& assume Q = 0 \rightarrow \overline{Q} = 1.$$

$$\overline{R} = 0 \& assume Q = 1 \rightarrow \overline{Q} = 1.$$

consistent
$$\longrightarrow$$
 $\overline{R}=0 \& \overline{S}=1 \to Q=0 \& \overline{Q}=1$

Basic flip-flop: the SR latch




$$\overline{R} = 1 \& \overline{S} = 0$$
:

 \rightarrow The opposite of $\overline{R} = 0 \& \overline{S} = 1$ by symmetry.

Logic table

\overline{S}	\overline{R}	Q	$\bar{\mathcal{Q}}$	
1	1	Q_0	$\overline{\mathcal{Q}}_{\scriptscriptstyle 0}$	
0	1	1	0	
1	0	0	1	√
0	0	1	1	\

Basic flip-flop: the SR latch



$\overline{R} = 1 \& \overline{S} = 1$:

$$ightharpoonup \overline{S} = 1 \& assume \overline{Q} = 0 \rightarrow Q = 1.$$

$$\overline{S} = 1 \& assume \overline{Q} = 1 \rightarrow Q = 0.$$

$$ightharpoonup \overline{R} = 1 \& assume Q = 0 \rightarrow \overline{Q} = 1.$$


$$\overline{R} = 1 \& assume Q = 1 \rightarrow \overline{Q} = 0.$$

Logic table

\overline{S}	\overline{R}	Q	$\bar{\mathcal{Q}}$	
1	1	Q_0	Q_0	
0	1	1	0	√
1	0	0	1	√
0	0	1	1	✓

 Q_0 = value before S&R changes

Basic flip-flop: the SR latch



Logic table

\overline{S}	\overline{R}	Q	$\bar{\mathcal{Q}}$	
1	1	Q_0	Q_{0}	
0	1	1	0	√
1	0	0	1	√
0	0	1	1	√

Q₀ = value before S&R changes

$\overline{R} = 1 \& \overline{S} = 1$:

$$ightharpoonup \overline{S} = 1 \& assume \overline{Q} = 0 \rightarrow Q = 1.$$

$$\overline{S} = 1 \& assume \overline{Q} = 1 \rightarrow Q = 0.$$


$$ightharpoonup \overline{R} = 1 \& assume Q = 0 \rightarrow \overline{Q} = 1.$$

$$\overline{R} = 1 \& assume Q = 1 \rightarrow \overline{Q} = 0.$$

consistent
$$\longrightarrow$$
 $\overline{R}=1 \& \overline{S}=1 \to Q=1 \& \overline{Q}=0$

consistent
$$\longrightarrow$$
 $\overline{R}=1 \& \overline{S}=1 \rightarrow Q=0 \& \overline{Q}=1$

Basic flip-flop: the SR latch



Logic table

\overline{S}	\overline{R}	Q	$\bar{\mathcal{Q}}$	
1	1	Q_0	Q_{0}	
0	1	1	0	√
1	0	0	1	√
0	0	1	1	√

Q₀ = value before S&R changes

$\overline{R} = 1 \& \overline{S} = 1$:

$$ightharpoonup \overline{S} = 1 \& assume \overline{Q} = 0 \rightarrow Q = 1.$$

$$\overline{S} = 1 \& assume \overline{Q} = 1 \rightarrow Q = 0.$$

$$ightharpoonup \overline{R} = 1 \& assume Q = 0 \rightarrow \overline{Q} = 1.$$

$$\overline{R} = 1 \& assume Q = 1 \rightarrow \overline{Q} = 0.$$

consistent
$$\longrightarrow$$
 $\overline{R}=1 \& \overline{S}=1 \to Q=1 \& \overline{Q}=0$

consistent
$$\longrightarrow$$
 $\overline{R}=1 \& \overline{S}=1 \to Q=0 \& \overline{Q}=1$


Two settings are possible → i.e. flip-flop keeps its state.

SR Latch Switch Debouncer


SR latch flip-flops are not used much for memory, but they are used for debouncing switches.

Switch Bounce:

When a switch is toggled it will not go smoothly from HIGH to LOW, or vice versa.



Clocked D-type Latch



Logic table

D	C	Q	$\bar{\mathcal{Q}}$
X	0	Q_0	$ar{Q}_{\scriptscriptstyle 0}$
1	1	1	0
0	1	0	1


Clock Circuit Analysis:

$$\begin{array}{ccccc} \nearrow & C = 1 \& D = 1 & \rightarrow & \overline{S} = 0 \& \overline{R} = 1. \\ & C = 1 \& D = 0 & \rightarrow & \overline{S} = 1 \& \overline{R} = 0. \end{array}$$

$$ightharpoonup C = 0 \& D = 1 \rightarrow \overline{S} = 1 \& \overline{R} = 1.$$

 $C = 0 \& D = 0 \rightarrow \overline{S} = 1 \& \overline{R} = 1.$

Clocked D-type Latch



Logic table

D	C	Q	$\bar{\mathcal{Q}}$
X	0	Q_0	$\bar{Q}_{\scriptscriptstyle 0}$
1	1	1	0
0	1	0	1

Clock Circuit Analysis:

>
$$C = 1 \& D = 1 \rightarrow \overline{S} = 0 \& \overline{R} = 1.$$

 $C = 1 \& D = 0 \rightarrow \overline{S} = 1 \& \overline{R} = 0.$



Clock HIGH: D sets the flip-flop state


>
$$C = 0 \& D = 1 \rightarrow \overline{S} = 1 \& \overline{R} = 1.$$

 $C = 0 \& D = 0 \rightarrow \overline{S} = 1 \& \overline{R} = 1.$



Clock LOW: flip-flop state is locked

Clocked D-type Latch



Logic table

D	C	Q	$\bar{\mathcal{Q}}$
X	0	Q_0	$\overline{\mathcal{Q}}_{\scriptscriptstyle 0}$
1	1	1	0
0	1	0	1

Clock Circuit Analysis:

>
$$C = 1 \& D = 1 \rightarrow \overline{S} = 0 \& \overline{R} = 1.$$

 $C = 1 \& D = 0 \rightarrow \overline{S} = 1 \& \overline{R} = 0.$



Clock HIGH: D sets the flip-flop state


>
$$C = 0 \& D = 1 \rightarrow \overline{S} = 1 \& \overline{R} = 1.$$

 $C = 0 \& D = 0 \rightarrow \overline{S} = 1 \& \overline{R} = 1.$




Clock LOW: flip-flop state is locked

Master-Slave D-type Flip-Flop



Note: The flip-flop triggers on a the falling edge of the clock.

74LS74 D-type edge-triggered flip-flop



FUNCTION TABLE

	INPUT	OUTPUTS			
PRE	CLR	CLK	D	α	ā
L	Н	X	Х	Н	L
н	L.	×	X	L	Н
L	L	X	Χ	H	Ht
H	Н	t	Н	Н	L
Н	Н	t	L	L	н
н	Н	L	X	Q ₀ .	$\overline{\alpha}_0$


[Texas Instruments 74LS74 flip-flop datasheet]

Both $\overline{\mathsf{PRE}}$ and $\overline{\mathsf{CLR}}$ behave like $\overline{\mathsf{S}}$ and $\overline{\mathsf{R}}$ inputs, respectively, on the SR latch.

IMPORTANT: Both PRE and CLR must be high for normal D-type operation.

Note: The flip-flop triggers on the rising edge of the clock.

74LS74 D-type edge-triggered flip-flop



FUNCTION TABLE

	INPUT	OUT	PUTS		
PRE	CLR	CLK	D	α	ā
L	Н	X	Х	Н	L
Н	L	X	Х	L	Н
L	L	X	Χ	H	H [†]
H	Н	t	Н	Н	L
Н	н	t	L	L	Н
Н	Н	L	X	△0.	\overline{a}_0


[Texas Instruments 74LS74 flip-flop datasheet]

Both PRE and CLR behave like S and R inputs, respectively, on the SR latch.

IMPORTANT: Both PRE and CLR must be high for normal D-type operation.

Note: The flip-flop triggers on the rising edge of the clock.

JK-type flip-flop




Logic table for clock falling edge

J	K	Q _{n+1}
0	0	Q_n
1	0	0
0	1	1
1	1	\overline{Q}_n

JK-type flip-flops are used in counters.

Flip-flops in FPGAs

Architecture of a single Logic Element




Frequently a D-type Flip-Flop



FPGAs are already set-up for synchronous circuit designs

Flip-flops in FPGAs

Architecture of a single Logic Element



Frequently a D-type Flip-Flop



FPGAs are already set-up for synchronous circuit designs

Synchronous programming in Verilog (I)

```
1 module adder always(clock, input1, input2, result);
      // 4-bit input, second number
5
      input clock; // 1-bit clock input
7
      output reg [4:0] result; // 5-bit output register
8
      always@(posedge clock) // performs this section on the positive clock edge
9
10
         begin
          result = input1 + input2; // Standard 4-bit addition
11
12
          end
13
14
    endmodule
15
```

Synchronous programming in Verilog (I)

```
module adder always(clock, input1, input2, result);
                        input [3:0] input1;
              2
                                                              // 4-bit input, first number
                        input [3:0] input2;
                                                              // 4-bit input, second number
              4
                                                                                    output register
                                                 // 1-bit clock input
              5
                        input clock;
                                                              // 5-bit output register // 5-bit output register // 5-bit output register
 Clock
                        output reg [4:0] result;
variable
              8
              9
                        always@(posedge clock)
                                                          // performs this section on the positive clock edge
             10
                            begin
                            result = input1 + input2; // Standard 4-bit addition
             11
             12
                            end
             13
             14
                    endmodule
             15
```

Synchronous programming in Verilog (I)

```
module adder always(clock, input1, input2, result);
                                                                                                                           input [3:0] input1:
                                                                          2
                                                                                                                                                                                                                                                                                                                             // 4-bit input, first number
                                                                                                                                                                                                                                                                                                                             // 4-bit input, second number
                                                                                                                          input [3:0] input2;
                                                                                                                                                                                                                                                                                                                                                                                                                                               output register
                                                                                                                                                                                                                                                            // 1-bit clock input
                                                                                                                          input clock;
                                                                                                                                                                                                                                                                                                                             // 5-bit output register // 5-bit output regis
       Clock
                                                                                                                          output reg [4:0] result;
variable
                                                                         8
                                                                         9
                                                                                                                           always@(posedge clock)
                                                                                                                                                                                                                                                                                                         // performs this section on the positive clock edge
                                                                     10
                                                                                                                                                begin
                                                                                                                                                 result = input1 + input2;
                                                                                                                                                                                                                                                                                                        // Standard 4-bit addition
                                                                     11
                                                                      12
                                                                                                                                                 end
                                                                     13
                                                                    14
                                                                                                      endmodule.
                                                                     15
```


Read as "always at the positive clock edge do the following ... "

"always" is the core command for synchronous programming, it should be used as frequently as possible.

"assign" should be used as little as possible. It is only useful for DCtype signals (signals that don't change).

Synchronous programming in Verilog (II)

Quartus II circuit simulation




Synchronous programming in Verilog (II)

Quartus II circuit simulation




How did the FPGA implement the circuit?

Tools > Netlists > Technology Map Viewer



How did the FPGA implement the circuit?



Always use "always"

A. Stummer, U. of Toronto.

Parallel programming in Verilog

- ➤ The "always" structure is used for exploiting the parallel processing features of the FPGA.
- ➤ Parallel processing must almost always be synchronous if several processes exchange data.

Parallel and Sequential processing examples:

Sequential

always@ (negedge clock)

begin

a = b;

c = a:

end

Parallel

always@ (negedge clock)

begin

 $a \leq b$;

 $c \leq a$:

end

Parallel programming in Verilog

- The "always" structure is used for exploiting the parallel processing features of the FPGA.
- Parallel processing must almost always be synchronous if several processes exchange data.

Parallel and Sequential processing examples:

Sequential

always@ (negedge clock)

begin

a = b;

c = a:

end

Parallel

always@ (negedge clock)

begin

a <= b; executed c <= a; simultaneously

end



$$a = b$$